-
1
-
-
15844407150
-
Benchmarking nanotechnology for high-performance and low-power logic transistor applications
-
DOI 10.1109/TNANO.2004.842073
-
R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, and J. Kavalieros Benchmarking nanotechnology for high-performance and low-power logic transistor applications IEEE Trans Nanotechnol 4 2 2005 153 158 (Pubitemid 40421651)
-
(2005)
IEEE Transactions on Nanotechnology
, vol.4
, Issue.2
, pp. 153-158
-
-
Chau, R.1
Datta, S.2
Doczy, M.3
Doyle, B.4
Jin, B.5
Kavalieros, J.6
Majumdar, A.7
Metz, M.8
Radosavljevic, M.9
-
2
-
-
33846611741
-
85nm gate length enhancement and depletion mode InSb quantum well transistors for ultra high speed and very low power digital logic applications
-
1609466, IEEE International Electron Devices Meeting, 2005 IEDM - Technical Digest
-
S. Datta, T. Ashley, J. Brask, L. Buckle, M. Doczy, and M. Emeny 85 nm gate length enhancement and depletion mode InSb quantum well transistors for ultra high speed and very low power digital logic applications IEDM Tech Dig 2005 763 766 (Pubitemid 46370962)
-
(2005)
Technical Digest - International Electron Devices Meeting, IEDM
, vol.2005
, pp. 763-766
-
-
Datta, S.1
Ashley, T.2
Brask, J.3
Buckle, L.4
Doczy, M.5
Emeny, M.6
Hayes, D.7
Hilton, K.8
Jefferies, R.9
Martin, T.10
Phillips, T.J.11
Wallis, D.12
Wilding, P.13
Chau, R.14
-
3
-
-
34547789291
-
0.3As quantum-well transistors on silicon substrate
-
DOI 10.1109/LED.2007.902078
-
0.3As quantum-well transistors on silicon substrate IEEE Electron Dev Lett 28 8 2007 685 687 (Pubitemid 47242024)
-
(2007)
IEEE Electron Device Letters
, vol.28
, Issue.8
, pp. 685-687
-
-
Datta, S.1
Dewey, G.2
Fastenau, J.M.3
Hudait, M.K.4
Loubychev, D.5
Liu, W.K.6
Radosavljevic, M.7
Rachmady, W.8
Chau, R.9
-
4
-
-
64549115313
-
30 nm E-mode InAs PHEMTs for THz and Future Logic Applications
-
D.H. Kim, and J.A. Alamo 30 nm E-mode InAs PHEMTs for THz and Future Logic Applications Int Electron Dev Meet (IEDM) 2008 719 722
-
(2008)
Int Electron Dev Meet (IEDM)
, pp. 719-722
-
-
Kim, D.H.1
Alamo, J.A.2
-
5
-
-
54849375000
-
Carrier transport in high-mobility III-V quantum-well transistors and performance impact for high-speed low-power logic applications
-
G. Dewey, M.K. Hudait, K. Lee, R. Pillarisetty, W. Rachmady, and M. Radosavljevic Carrier transport in high-mobility III-V quantum-well transistors and performance impact for high-speed low-power logic applications IEEE Electron Dev Lett 29 10 2008 1094 1097
-
(2008)
IEEE Electron Dev Lett
, vol.29
, Issue.10
, pp. 1094-1097
-
-
Dewey, G.1
Hudait, M.K.2
Lee, K.3
Pillarisetty, R.4
Rachmady, W.5
Radosavljevic, M.6
-
6
-
-
77952366199
-
Logic performance evaluation and transport physics of schottky-gate III-V compound semiconductor quantum well field effect transistors for power supply voltages (VCC) ranging from 0.5 v to 1.0 v
-
Dewey G, Kotlyar R, Pillarisetty R, Radosavljevic M, Rakshit T, Then H, Chau R. Logic performance evaluation and transport physics of schottky-gate III-V compound semiconductor quantum well field effect transistors for power supply voltages (VCC) ranging from 0.5 V to 1.0 V. Int Electron Dev Meet (IDEM) 2009:1-4.
-
(2009)
Int Electron Dev Meet (IDEM)
, pp. 1-4
-
-
Dewey, G.1
Kotlyar, R.2
Pillarisetty, R.3
Radosavljevic, M.4
Rakshit, T.5
Then, H.6
Chau, R.7
-
10
-
-
79960450232
-
-
Synopsys, Inc., Z-2007.03 edition
-
TCAD Sentaurus. Synopsys, Inc., Z-2007.03 edition; 2007.
-
(2007)
TCAD Sentaurus
-
-
-
11
-
-
79951831255
-
Advanced composite high-k gate stack for mixed anion arsenide-antimonide quantum well transistors
-
A. Ali, H. Madan, R. Misra, E. Hwang, A. Agrawal, and P. Schiffer Advanced composite high-k gate stack for mixed anion arsenide-antimonide quantum well transistors Int Electron Dev Meet (IEDM) 12 2010 23 25
-
(2010)
Int Electron Dev Meet (IEDM)
, vol.12
, pp. 23-25
-
-
Ali, A.1
Madan, H.2
Misra, R.3
Hwang, E.4
Agrawal, A.5
Schiffer, P.6
-
12
-
-
0016576617
-
Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature
-
C. Canali, G. Majni, R. Minder, and G. Ottaviani Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature IEEE Trans Electron Dev 22 11 1975 1045 1047
-
(1975)
IEEE Trans Electron Dev
, vol.22
, Issue.11
, pp. 1045-1047
-
-
Canali, C.1
Majni, G.2
Minder, R.3
Ottaviani, G.4
-
13
-
-
0033712947
-
MOSFET modeling into the ballistic regime
-
Bude JD. MOSFET modeling into the ballistic regime. In: Proceedings SISPAD 2000; 23-6.
-
(2000)
Proceedings SISPAD
, pp. 23-26
-
-
Bude, J.D.1
-
14
-
-
32044450519
-
Simulation of nanoscale MOSFETs using modified drift-diffusion and hydrodynamic models and comparison with Monte Carlo results
-
DOI 10.1016/j.mee.2005.08.003, PII S0167931705004363
-
R. Granzner, V.M. Polyakov, F. Schwierz, M. Kittler, R.J. Luyken, and W. Riosner Simulation of nanoscale MOSFETs using modified drift-diffusion and hydrodynamic models and comparison with Monte Carlo results Microelectron Eng 83 2 2006 241 246 (Pubitemid 43199284)
-
(2006)
Microelectronic Engineering
, vol.83
, Issue.2
, pp. 241-246
-
-
Granzner, R.1
Polyakov, V.M.2
Schwierz, F.3
Kittler, M.4
Luyken, R.J.5
Rosner, W.6
Stadele, M.7
-
15
-
-
44949227132
-
MOSFET performance scaling - Part I: Historical trends
-
DOI 10.1109/TED.2008.921017
-
A. Khakifirooz, and D.A. Antoniadis MOSFET performance scaling - part I: historical trends IEEE Trans Electron Dev 55 6 2008 1391 1400 (Pubitemid 351803240)
-
(2008)
IEEE Transactions on Electron Devices
, vol.55
, Issue.6
, pp. 1391-1400
-
-
Khakifirooz, A.1
Antoniadis, D.A.2
-
16
-
-
44949256430
-
MOSFET performance scaling - Part II: Future directions
-
DOI 10.1109/TED.2008.921026
-
A. Khakifirooz, and D.A. Antoniadis MOSFET performance scaling-Part II: future directions IEEE Trans Electron Dev 55 6 2008 1401 1408 (Pubitemid 351803241)
-
(2008)
IEEE Transactions on Electron Devices
, vol.55
, Issue.6
, pp. 1401-1408
-
-
Khakifirooz, A.1
Antoniadis, D.A.2
-
17
-
-
0026896303
-
Scaling the Si MOSFET: From bulk to SOI to bulk
-
R.H. Yan, A. Ourmazd, and K.F. Lee Scaling the Si MOSFET: from bulk to SOI to bulk IEEE Trans Electron Dev 39 7 1992 1704 1710
-
(1992)
IEEE Trans Electron Dev
, vol.39
, Issue.7
, pp. 1704-1710
-
-
Yan, R.H.1
Ourmazd, A.2
Lee, K.F.3
-
18
-
-
53649091591
-
0.3As HEMTs for Post-Si-CMOS logic applications
-
0.3As HEMTs for Post-Si-CMOS logic applications IEEE Trans Electron Dev 55 10 2008 2546 2553
-
(2008)
IEEE Trans Electron Dev
, vol.55
, Issue.10
, pp. 2546-2553
-
-
Kim, D.H.1
Alamo, J.A.2
-
19
-
-
0041525475
-
Ballistic transport in high electron mobility transistors
-
J. Wang, and M. Lundstrom Ballistic transport in high electron mobility transistors IEEE Trans Electron Dev 50 7 2003 1604 1609
-
(2003)
IEEE Trans Electron Dev
, vol.50
, Issue.7
, pp. 1604-1609
-
-
Wang, J.1
Lundstrom, M.2
-
20
-
-
0036713397
-
Low ballistic mobility in submicron HEMTs
-
DOI 10.1109/LED.2002.802679, PII 1011092002802679
-
M.S. Shur Low ballistic mobility in submicron HEMTs IEEE Electron Dev Lett 23 9 2002 511 513 (Pubitemid 35022939)
-
(2002)
IEEE Electron Device Letters
, vol.23
, Issue.9
, pp. 511-513
-
-
Shur, M.S.1
-
21
-
-
39549118360
-
Monte Carlo study of apparent mobility reduction in nano-MOSFETs
-
Huet K, Saint-Martin J, Bournel A, Galdin-Retailleau S, Dollfus P, Ghibaudo G, Mouis M. Monte Carlo study of apparent mobility reduction in nano-MOSFETs. In: Proceedings ESSDERC; 2007. p. 382-5.
-
(2007)
Proceedings ESSDERC
, pp. 382-385
-
-
Huet, K.1
Saint-Martin, J.2
Bournel, A.3
Galdin-Retailleau, S.4
Dollfus, P.5
Ghibaudo, G.6
Mouis, M.7
-
22
-
-
0031191310
-
Elementary scattering theory of the Si MOSFET
-
PII S0741310697050921
-
M. Lundstrom Elementary scattering theory of the Si MOSFET IEEE Electron Dev Lett 18 7 1997 361 363 (Pubitemid 127557117)
-
(1997)
IEEE Electron Device Letters
, vol.18
, Issue.7
, pp. 361-363
-
-
Lundstrom, M.1
-
23
-
-
33646714660
-
Digital III - Vs review
-
M. Cooke Digital III - Vs review III - Vs Rev 19 2006 18 22
-
(2006)
III - Vs Rev
, vol.19
, pp. 18-22
-
-
Cooke, M.1
-
26
-
-
77952371631
-
0.3As quantum well field effect transistors on silicon substrate for low power logic applications
-
0.3As quantum well field effect transistors on silicon substrate for low power logic applications. Int Electron Dev Meet (IEDM) 2009:319-22.
-
(2009)
Int Electron Dev Meet (IEDM)
, pp. 319-322
-
-
Radosavljevic, M.1
Chu-Kung, B.2
Corcoran, S.3
Dewey, G.4
Hudait, M.K.5
Fastenau, J.M.6
Kavalieros, J.7
Liu, W.K.8
Lubyshev, D.9
Metz, M.10
Millard, K.11
Mukherjee, N.12
Rachmady, W.13
Shah, U.14
Chau, R.15
|