Ballistic transport in high electron mobility transistors

IEEE Transactions on Electron Devices

Volumn 50, Issue 7, 2003, Pages 1604-1609

  Wang, Jing ^a   Lundstrom, Mark ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

Ballistic transport; High electron mobility transistors (HEMTs); Mobility; Semiconductor device modeling

Indexed keywords

BALLISTICS; CARBON NANOTUBES; CARRIER MOBILITY; DIFFUSION; SEMICONDUCTOR DEVICE MANUFACTURE;

BALLISTIC TRANSPORT;

HIGH ELECTRON MOBILITY TRANSISTORS;

EID: 0041525475     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2003.814980     Document Type: Article

References (20)

1. K. Natori, "Ballistic metal-oxide-semiconductor field effect transistor," J. Appl. Phys., vol. 76, no. 8, pp. 4879-4890, Oct. 1994.
2. P. M. Solomon and S. E. Laux, "The ballistic FET: Design, capacitance and speed limit," in IEEE Int. Electron. Dev. Meeting (IEDM), Tech. Dig., Dec. 3-5, 2001, pp. 95-98.
3. F. Assad, Z. Ren, D. Vasileska, S. Datta, and M. S. Lundstrom, "On the performance limits for Si MOSFET's: A theoretical study," IEEE Trans. Electron Devices, vol. 47, pp. 232-240, Jan. 2000.
4. Z. Ren, R. Venugopal, S. Datta, M. Lundstrom, D. Jovanovic, and J. G. Fossum, "The ballistic nanotransistor: A simulation study," in IEDM Tech. Dig., Dec. 10-13, 2000, pp. 715-718.
5. A. Lochtefeld and D. A. Antoniadis, "On experimental determination of carrier velocity in deeply scaled NMOS: how close to the thermal limit?," IEEE Electron Device Lett., vol. 22, pp. 95-97, Feb. 2001.
6. M. S. Shur, "Low ballistic mobility in submicron HEMT's," IEEE Electron Device Lett., vol. 23, pp. 511-513, Sept. 2002.
7. T. Suemitsu, H. Yokoyama, T. Ishii, T. Enoki, G. Meneghesso, and E. Zanoni, "30 nm two-step recess gate InP-based InAlAs/lnGaAs HEMT's," IEEE Trans. Electron Devices, vol. 49, pp. 1694-1700, Oct. 2002.
8. T of 562 GHz," IEEE Electron Device Lett., vol. 23, pp. 573-575, Oct. 2002.
9. A. Rahman, J. Guo, S. Datta, and M. Lundstrom, "Theory of ballistic nanotransistors," IEEE Trans. Electron Devices, vol. 50, Sept. 2003, to be published.
10. J. Guo, S. Datta, M. Lundstrom, M. Brink, P. McEuen, A. Javey, H. Dai, H. Kim, and P. McIntyre, ''Assessment of silicon MOS and carbon nanotube FET performance limits using a general theory of ballistic transistors," in IEDM Tech. Dig., Dec. 9-11, 2002, pp. 711-714.
11. S. Luryi, "Quantum capacitance devices," Appl. Phys. Lett. vol. 52, pp. 501-503, Feb. 1988.
12. A. A. Kastalsky and M. S. Shur, "Conductance of small semiconductor devices," Solid State Commun., vol. 39, no. 6, pp. 715-718, 1981.
13. Y. Yaur and T. H. Ning, Fundamentals of Modern VLSI Devices. Cambridge, UK: Cambridge Univ. Press, 1998.
14. A. Rahman and M. Lundstrom, "A compact scattering model for the nanoscale double-gate MOSFET," IEEE Trans. Electron Devices, vol. 49, pp. 481-489, Mar. 2002.
15. M. Lundstrom, "Elementary scttering theory of the Si MOSFET," IEEE Electron Device Lett., vol. 18, pp. 361-363. July 1997.
16. S. Datta, Electronic Transport in Mesoscopic Structures. Cambridge, UK: Cambridge Univ. Press, 1999.
17. M. Lundstrom and Z. Ren, "Essential physics of carrier transport in nanoscale MOSFET's," IEEE Trans. Electron Devices, vol. 49, pp. 133-141, Jan. 2002.
18. M. Lundstrom, Fundamentals of Carrier Transport. Cambridge, UK: Cambridge Univ. Press, 2000.
19. K. Rim, S. Narasimha, M. Longstreet, A. Mocuta, and J. Cai, "Low field mobility characteristics of Sub-100 nm unstrained and strained Si MOSFET's," in IEDM Tech. Dig., Dec. 9-11, 2002, pp. 43-46.
20. A. Javey, Personal Commun.: Stanford Univ., 2002.