A programmable and scalable technique to design spintronic logic circuits based on magnetic tunnel junctions

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn , Issue , 2011, Pages 7-12

  Patil, Shruti ^a   Lilja, David J ^a  

^a University of Minnesota   (United States)

Author keywords

Look up table; Magnetic tunnel junctions; Programmable spintronics logic

Indexed keywords

CIRCUIT PARAMETER; ELECTRONIC DEVICE; ENERGY CONSUMPTION; ENERGY-DELAY TRADE-OFF; LOGIC FUNCTIONS; LOOK UP TABLE; LOW POWER; MAGNETIC TUNNEL JUNCTION; PROGRAMMABLE SPINTRONICS LOGIC; SPINTRONIC DEVICE; SPINTRONIC LOGIC CIRCUITS; SPINTRONICS; TRUTH TABLES;

ENERGY UTILIZATION; LAKES; LOGIC DESIGN; MAGNETIC DEVICES; NANOTECHNOLOGY; SWITCHING CIRCUITS; TABLE LOOKUP; TUNNEL JUNCTIONS; TUNNELS; VLSI CIRCUITS;

LOGIC CIRCUITS;

EID: 79957673706     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1973009.1973012     Document Type: Conference Paper

References (20)

1. L. Berger. Emission of spin waves by a magnetic multilayer traversed by a current. Physical Review B, 54(13):9353-9358, 1996.
2. W. Gallagher and S. Parkin. Development of the magnetic tunnel junction mram at ibm: from first junctions to a 16-mb mram demonstrator chip. IBM Journal of Research and Development, 50(1):5-23, 2006. (Pubitemid 43257586)
3. J. Harms, F. Ebrahimi, X. Yao, and J.-P. Wang. Spice macromodel of spin-torque-transfer operated magnetic tunnel junctions. IEEE Transactions on Electronic Devices, 57(6):1425-1430, 2010.
4. M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram. IEEE International Electron Devices Meeting, IEDM Technical Digest, pages 459-462, 2005. (Pubitemid 46370888)
5. S. Lee, N. Kim, H. Yang, G. Lee, S. Lee, and H. Shin. The 3-bit gray counter based on magnetic-tunnel-junction elements. IEEE Transactions on Magnetics, 43(6):2677-2679, 2007. (Pubitemid 46793779)
6. A. Lyle, J. Harms, S. Patil, X. Yao, D. Lilja, and J.-P. Wang. Direct communication between magnetic tunnel junctions for non-volatile logic fan-out architecture. Applied Physics Letters, 97(15):152504-152506, 2010.
7. S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, T. Endoh, H. Ohno, and T. Hanyu. Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions. Applied Physics Express, 1:091301-3, 2008.
8. H. Meng, J. Wang, and J.-P. Wang. A spintronics full adder for magnetic cpu. IEEE Electron Device Letters, 26(6):360-362, 2005. (Pubitemid 40843788)
9. J. S. Moodera, L. R. Kinder, T. M. Wong, and R. Meservey. Large magnetoresistance at room temperature in ferromagnetic thin film tunnel junctions. Physical Review Letters, 74(16):3273-3276, 1995.
10. E. B. Myers, D. C. Ralph, J. A. Katine, R. N. Louie, and R. A. Buhrman. Current-induced switching of domains in magnetic multilayer devices. Science, 285(5429):867-870, 1999. (Pubitemid 29381982)
11. S. Patil, A. Lyle, J. Harms, D. Lilja, and J.-P. Wang. Spintronic logic gates for spintronic data using magnetic tunnel junctions. IEEE International Conference on Computer Design (ICCD 2010), pages 125-131, 2010.
12. S. Patil, X. Yao, H. Meng, J.-P. Wang, and D. Lilja. Design of a spintronic arithmetic and logic unit using magnetic tunnel junctions. Proceedings of the 5th conference on Computing frontiers, pages 171-178, 2008.
13. J. Slonczewski. Current-driven excitation of magnetic multilayers. Journal of Magnetism and Magnetic Materials, 159(1-2):L1-L7, 1996. (Pubitemid 126356952)
14. S. Tehrani, J.M. Slaughter, E. Chen, M. Durlam, J. Shi, and M. DeHerrera. Progress and outlook for mram technology. IEEE Transactions on Magnetics, 35(5):2814-2819, 1999. (Pubitemid 32261765)
15. J. Wang, H. Meng, and J.-P. Wang. Programmable spintronics logic device based on a magnetic tunnel junction element. Journal of Applied Physics, 97(10):10D509, 2005.
16. J-P. Wang and X. Yao. Programmable spintronic logic devices for reconfigurable computation and beyond - history and outlook. Journal of Nanoelectronics and Optoelectronics, 3:12-23, 2008.
17. H. Zhao, A. Lyle, Y. Zhang, P. K. Amiri, G. Rowlands, Z. M. Zeng, J. Katine, H. W. Jiang, K. Galatsis, K. L. Wang, I. N. Krivorotov, and J.-P. Wang. Low writing energy and sub nano-second spin torque transfer switching of in-plane magnetic tunnel junction for stt-ram. To be published in Journal of Applied Physics, 2011.
18. W. Zhao, E. Belhaire, and C. Chappert. Spin-mtj based non-volatile ip-op. 7th IEEE Conference on Nanotechnology (IEEE-NANO 2007), pages 399-402, 2007.
19. W. Zhao, E. Belhaire, C. Chappert, and P. Mazoyer. Spintronic device based non-volatile low standby power sram. IEEE Computer Society Annual Symposium on VLSI, pages 40-45, 2008.
20. W. Zhao, E. Belhaire, V. Javerliac, C. Chappert, and B. Dieny. A non-volatile ip-op in magnetic fpga chip. International Conference on Design and Test of Integrated Systems in Nanoscale Technology (DTIS), pages 323-326, 2006.