The 3-bit gray counter based on magnetic-tunnel-junction elements

IEEE Transactions on Magnetics

Volumn 43, Issue 6, 2007, Pages 2677-2679

  Lee, Seungyeon ^a   Kim, Nakmyeong ^a   Yang, Heejung ^a   Lee, Gamyoung ^a   Lee, Seungjun ^a   Shin, Hyungsoon ^a  

^a Ewha Womans University   (South Korea)

Author keywords

Counting circuits; Magnetic tunnel junction (MTJ); Magnetoresistive devices; Nonvolatile logic devices

Indexed keywords

CMOS INTEGRATED CIRCUITS; COUNTING CIRCUITS; LOGIC DEVICES; MAGNETIC STORAGE; MAGNETOELECTRONICS; MAGNETORESISTANCE; NONVOLATILE STORAGE;

LOGIC BLOCKS; LOGIC FUNCTIONS; MAGNETIC-TUNNEL-JUNCTION (MTJ) ELEMENTS; MAGNETOLOGIC ELEMENTS; MAGNETORESISTIVE DEVICES;

TUNNEL JUNCTIONS;

EID: 34249021710     PISSN: 00189464     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMAG.2007.893412     Document Type: Article

References (7)

1. R. Koch, "Morphware," Scientific American, pp. 57-63, Aug. 2005.
2. W. C. Black Jr. and B. Das, "Programmable logic using giant-magnetoresistance and spin-dependent tunneling devices," J. Appl. Phys., vol. 87, pp. 6674-6679, May 2000.
3. A. Ney, C. Pampuch, R. Koch, and K. H. Ploog, "Programmable computing with a single magnetoresistive element," Nature, vol. 425, pp. 485-487, Oct. 2003.
4. J. Wang, H. Meng, and J. P. Wang, "Programmable spintronics logic device based on a magnetic tunnel junction element," J. Appl. Phys., vol. 97, May 2005, 10D509.
5. H. Meng, J. Wang, and J. P. Wang, "A spintronics full adder for magnetic CPU," IEEE Electron. Devices Lett., vol. 26, no. 6, pp. 360-362, Jun. 2005.
6. P. Horowitz and W. Hill, The Art of Electronics. Cambridge, U.K.: Cambridge Univ. Press, 1989.
7. S. Y. Lee, S. J. Lee, H. S. Shin, and D. J. Kim, "Advanced HSPICE macromodel for magnetic tunnel junction," Jpn. J. Appl. Phys., vol. 44, no. 4B, pp. 2696-2700, Apr. 2005.