A spintronics full adder for magnetic CPU

IEEE Electron Device Letters

Volumn 26, Issue 6, 2005, Pages 360-362

  Meng, Hao ^a   Wang, Jianguo ^a   Wang, Jian Ping ^a  

^a University of Minnesota   (United States)

Author keywords

Full adder; Magnetic CPU; Magnetic random access memory (MRAM); Magnetic tunnel junction; Magnetoresistance; Programmable; Spintronics logic device

Indexed keywords

ELECTRONS; LOGIC DEVICES; MAGNETIC STORAGE; MAGNETORESISTANCE; MICROPROCESSOR CHIPS; NONVOLATILE STORAGE; RANDOM ACCESS STORAGE; TUNNEL JUNCTIONS;

FULL ADDER; MAGNETIC CPU; MAGNETIC RANDOM ACCESS MEMORY (MRAM); MAGNETIC TUNNEL JUNCTION; PROGRAMMABLE LOGIC DEVICES; SPINTRONICS LOGIC DEVICES;

ADDERS;

EID: 20544461919     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2005.848129     Document Type: Article

References (33)

1. Microprocessor Quick Reference Guide, Intel. [Online]. Available: http://www.intel.com/pressroom/kits/quickreffam.htm
2. R. R. Schaller, "Moore's law: past, present and future," IEEE Spectr., vol. 34, no. 6, pp. 52-59, Jun. 1997.
3. M. Schulz, "The end of the road for silicon?," Nature, vol. 399, pp. 729-730, Jun. 1999.
4. R. P. Cowburn and M. E. Welland, "Room temperature magnetic quantum cellular automata," Science, vol. 287, pp. 1466-1468, Feb. 2000.
5. S. A. Wolf, D. D. Awschalom, R. A. Buhrman, J. M. Daughton, S. von Molnár, M. L. Roukes, A. Y. Chtchelkanova, and D. M. Treger, "Spintronics: a spin-based electronics vision for the future," Science, vol. 294, pp. 1488-1495, Nov. 2001.
6. G. A. Prinz, "Magnetoelectronics," Science, vol. 282, pp. 1660-1663, Nov. 1998.
7. A. Ney, C. Pampuch, R. Koch, and K. H. Ploog, "Programmable computing with a single magnetoresistive element," Nature, vol. 425, pp. 485-487, Oct. 2003.
8. W. C. Black, B. Das, M. M. Hassoun, and K. F. E. Lee, "Nonvolatile Programmable Logic Devices," U.S. Patent no. 6 542 000, Apr. 1, 2003.
9. H. Ahmed and K. Nakazato, "Single-electron devices," Microelectron. Eng, vol. 32, pp. 297-315, Sep. 1996.
10. I. Amlani, A. O. Orlov, G. Toth, G. H. Bernstein, C. S. Lent, and G. L. Snider, "Digital logic gate using quantum-dot cellular automata," Science, vol. 284, pp. 289-291, Apr. 1999.
11. C. G. Smith, "Nanotechnology: computation without current," Science, vol. 284, p. 274, Apr 1999.
12. L. Chang, Y. K. Choi, D. Ha, P. Ranade, S. Xiong, J. Bokor, C. Hu, and T. J. King, "Extremely scaled silicon nano-CMOS devices," Proc. IEEE, vol. 91, no. 11, pp. 1860-1873, Nov. 2003.
13. F. Leonard and J. Tersoff, "Multiple functionality in nanotube transistors," Phys. Rev. Lett., vol. 88, no. 25, Jun. 2002.
14. D. J. Mosma, R. Vlutters, and J. C. Lodder, "Room temperature-operating spin-valve transistors formed by vacuum bonding," Science, vol. 281, pp. 407-409, Jul. 1998.
15. Y. Ohno, D. K. Young, B. Beschoten, F. Matsukura, H. Ohno, and D. D. Awschalom, "Electrical spin injection in a ferromagnetic semiconductor heterostructure," Nature, vol. 402, pp. 790-792, Dec. 1999.
16. R. Fiederling, M. Keim, G. Reuscher, W. Ossau, G. Schmidt, A. Waag, and L. W. Molenkamp, "Injection and detection of a spin-polarized current in a light-emitting diode," Nature, vol. 402, pp. 787-790, Dec. 1999.
17. H. Ohno, D. Chiba, F. Matsukura, T. Omiya, E. Abe, T. Dietl, Y. Ohno, and K. Ohtani, "Electric-field control of ferromagnetism," Nature, vol. 408, pp. 944-946, Dec. 2000.
18. J. H. Smet, R. A. Deutschmann, F. Ertl, W. Wegscheider, G. Abstreiter, and K. von Klitzing, "Gate-voltage control of spin interactions between electrons and nuclei in a semiconductor," Nature, vol. 415, pp. 281-286, Jan. 2002.
19. R. K. Kawakami, Y. Kato, M. Hanson, I. Malajovich, J. M. Stephens, E. Johnston-Halperin, G. Salis, A. C. Gossard, and D. D. Awschalom, "Ferromagnetic imprinting of nuclear spins in semiconductors," Science, vol. 294, pp. 131-134, Oct. 2001.
20. IBM Reveals Vision of Magnetic Processors, T. Mainelli. (2004, Apr. 27). [Online]. Available: http://www.techworld.com/appylications/news/ index.cfm?NewsID=1460
21. Technology Tour, Argonne National Laboratory. [Online]. Available: http://www.techtransfer.anl.gov/techtour/spintronics.html
22. J. M. Rabaey, Digital Integrated Circuits. Englewood Cliffs, NJ: Prentice-Hall, 1996, ch. 7, p. 386.
23. J. S. Moodera, L. R. Kinder, T. M. Wong, and R. Meservey, "Large magnetoresistance at room temperature in ferromagnetic thin film tunnel junctions," Phys. Rev. Lett., vol. 74, pp. 3273-3276, Apr. 1995.
24. T. Miyazaki and N. Tezuka, "Spin polarized tunneling in ferromagnet/ insulator/ferromagnet junctions," J. Magn. Magn. Mater., vol. 151, pp. 403-410, Feb. 1995.
25. J. M. Daughton and A. V. Pohm, "Magnetoresistive Memory With MultiLayer Storage Cells Having Layers of Limited Thickness," U.S. Patent 4780848, Oct. 25, 1988.
26. S. S. P. Parkin, K. P. Roche, M. G. Samant, P. M. Rice, R. B. Beyers, R. E. Scheuerlein, E. J. O'Sullivan, S. L. Brown, J. Bucchigano, D. W. Abraham, Y. Lu, M. Rooks, P. L. Trouilloud, R. A. Wanner, and W. J. Gallagher, "Exchange-biased magnetic tunnel junctions and application to nonvolatile magnetic random access memory," J. Appl. Phys., vol. 85, pp. 5828-5833, Apr. 1999.
27. T. Moran and E. D. Dahlberg, "Magnetoresistive sensor for weak magnetic fields," Appl. Phys. Lett., vol. 70, pp. 1894-1896, Apr. 1997.
28. J. Wang, H. Meng, and J.-P. Wang, "Programmable spintronics logic device based on a magnetic tunnel junction element," J. Appl. Phys., May 2005, to be published.
29. J. Wang, H. Meng, and J.-P. Wang, "Programmable spintronics logic device based on a magnetic tunnel junction element," in CR-11, 49th Annu. Conf. Magnetism Magnetic Materials, Jacksonville, FL, Nov. 7-11, 2004.
30. S. S. P. Parkin, C. Kalser, A. Panchula, P. M. Rice, B. Hughes, M. Samant, and S. Yang, "Giant tunneling magnetoresistance at room temperature with MgO(100) tunnel barriers," Nature Material, vol. 3, pp. 862-867, Dec. 2004.
31. S. Yuasa, T. Nagahama, A. Fukushima, Y. Suzuki, and K. Ando, "Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions," Nature Material, vol. 3, pp. 868-871, Dec. 2004.
32. K. K. Likharev, "Single-electron devices and their applications," Proc. IEEE, vol. 87, no. 4, pp. 606-632, Apr. 1999.
33. Y. K. Choi, D. Ha, T. J. King, and C. Hu, "Nanoscale ultrathin body PMOSFETs with raised selective germanium source/drain," IEEE Electron Device Lett., vol. 22, no. 9, pp. 447-448, Sep. 2001.