A 9.4-bit, 50-MS/s, 1.44-mW pipelined ADC using dynamic source follower residue amplification

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 4, 2009, Pages 1057-1066

  Hu, Jason ^a   Dolev, Noam ^a   Murmann, Boris ^a  

^a Stanford University   (United States)

Author keywords

CMOS; Dynamic amplifier; Offset calibration; Pipelined ADC; Source follower; Switched capacitor circuits

Indexed keywords

AMPLIFICATION; CALIBRATION; CAPACITANCE; CAPACITORS; MULTICARRIER MODULATION;

CMOS; OFFSET CALIBRATION; PIPELINED ADC; SOURCE FOLLOWER; SWITCHED-CAPACITOR CIRCUITS;

AMPLIFIERS (ELECTRONIC);

EID: 63449097323     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2014705     Document Type: Conference Paper

References (23)

1. T. Cho and P. R. Gray, "A 10 b, 20 MSample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 166-172, Mar. 1995.
2. S. H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 8, pp. 516-523, Aug. 1992.
3. B.-M. Min, P. Kim, F. W. Bowman, D. Boisvert, and A. J. Aude, "A 69-m.W 10-bit 80-MSample/s pipelined CMOS ADC," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2031-2039, Dec. 2003.
4. B. Murmann, "Limits on ADC power dissipation," in Analog Circuit Design, M. Steyaert, A. H. M. Roermund, and J. H. van Huijsing, Eds. New York: Springer, 2006.
5. B. Murmann and B. E. Boser, "A 12-b 75-MS/s pipelined ADC using open-loop residue amplification," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2040-2050, Dec. 2003.
6. E. Iroaga and B. Murmann, "A 12-bit 75-MS/s pipelined ADC using incomplete settling," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 748-756, Apr. 2007.
7. L. Brooks and H.-S. Lee, "A zero-crossing-based 9-bit 200 MS/s pipelined ADC," IEEE J. Solid-State Cirvuits, vol. 42, no. 12, pp. 2677-2687, Dec. 2007.
8. M. Anthony, E. Kohler, J. Kurtze, L. Kushner, and G. Sollner, "A process-scalable low-power charge-domain 13-bit pipeline ADC," in VLSI Circuits Symp. Dig. Tech. Papers, Jun. 2008, pp. 222-223.
9. J. Hu, N. Dolev, and B. Murmann, "A 9.4-bit, 50-MS/s, 1.44-mW pipelined ADC using dynamic residue amplification," in VLSI Circuits Symp. Dig. Tech. Papers, Jun. 2008, pp. 216-217.
10. R. H. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Select. Areas Commun., vol. 17, no. 4, pp. 539-550, Apr. 1999.
11. M. A. Copeland and J. M. Rabaey, "Dynamic amplifier for m.o.s. technology," Electmn. Lett., vol. 15, pp. 301-302, May 1979.
12. S. Ranganathan and Y. Tsividis, "Discrete-time parametric amplification based on a three-terminal MOS varactor: Analysis and experimental results," IEEE J. Solid-State Circuits, vol. 38, pp. 2087-2093, Dec. 2003.
13. A.-J. Annema, B. Nauta, R. van Langevelde, and H. Tuinhout, "Analog circuits in ultra-deep-submicron CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 132-143, Jan. 2005.
14. K.-L. Lee and R. G. Meyer, "Low-distortion switched-capacitor filter design techniques," IEEE J. Solid-State Circuits, vol. 20, no. 6, pp. 1103-1113, Dec. 1985.
15. A.M. Abo and P. R. Gray, "A1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999.
16. D. W. Dobberpuhl, "Circuits and technology for digital's StrongARM and ALPHA microprocessors [CMOS technology]," in Proc. 17th IEEE Conf. Advanced Research in VLSI, 1997, pp. 2-11.
17. K.-L. Wong and C.-K. Yang, "Offset compensation in comparators with minimum input-referred supply noise," IEEE J. Solid-State Circuits, vol. 39, no. 5, pp. 837-839, May 2004.
18. A. N. Karanicolas, H.-S. Lee, and K. L. Barcrania, "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1207-1215, Dec. 1993.
19. A. M. A. Ali et al., "A 14-bit 125 MS/s IF/RF sampling pipelined ADC with 100 dB SFDR and 50 fs jitter," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1846-1855, Aug. 2006.
20. J. Ming and S. H. Lewis, "An 8-bit 80-MSample/s pipelined ADC with background calibration," IEEE J. Solid-State Circuits, vol. 36, no. 10, pp. 1489-1497, Oct. 2001.
21. R. Sarpeshkar, T. Delbruck, and C. A. Mead, "White noise in MOS transistors and resistors," IEEE Circuits and Devices Mag., vol. 9, no. 6, pp. 23-29, Nov. 1993.
22. H. Tian, B. Fowler, and A. E. Gamal, "Analysis of temporal noise in CMOS photodiode active pixel sensor," IEEE J. Solid-State Circuits, vol. 36, no. 1, pp. 92-101, Jan. 2001.
23. S. Ruscak and L. Singer, "Using histogram techniques to measure A/D converter noise," Analog Dialogue, vol. 29-2, 1995.