Mechanistic-empirical processor performance modeling for constructing CPI stacks on real hardware

ISPASS 2011 - IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2011, Pages 216-226

  Eyerman, Stijn ^a   Hoste, Kenneth ^a   Eeckhout, Lieven ^a  

^a GHENT UNIVERSITY   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL MODEL; AVERAGE PREDICTION ERROR; BLACK BOX APPROACH; EMPIRICAL MODEL; EMPIRICAL MODELING; HARDWARE OPTIMIZATION; KEY FEATURE; MACHINE-LEARNING; MECHANISTIC MODELING; MECHANISTIC MODELS; MECHANISTIC-EMPIRICAL MODEL; MECHANISTIC-EMPIRICAL PERFORMANCE MODEL; OVERFITTING; PARAMETERIZED; PENTIUM 4; PERFORMANCE MODEL; PROCESSOR CORES; PROCESSOR PERFORMANCE; REGRESSION MODELING; STATISTICAL INFERENCE; TRAINING DATA; UNDERLYING SYSTEMS; UNKNOWN PARAMETERS;

COMPUTER SIMULATION; MATHEMATICAL MODELS; MODELS; NEURAL NETWORKS; STATISTICAL METHODS;

DIELECTRIC PROPERTIES;

EID: 79957465443     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2011.5762738     Document Type: Conference Paper

References (24)

1. Y. Chou, B. Fahs, and S. Abraham. Microarchitecture optimizations for exploiting memory-level parallelism. In ISCA, pages 76-87, June 2004.
2. C. Dubach, T. M. Jones, and M. F. P. O'Boyle. Microarchitecture design space exploration using an architecture-centric approach. In MICRO, pages 262-271, Dec. 2007.
3. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith. A performance counter architecture for computing accurate CPI components. In ASPLOS, pages 175-184, Oct. 2006.
4. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith. A mechanistic performance model for superscalar out-of-order processors. ACM Transactions on Computer Systems (TOCS), 27(2), May 2009.
5. S. Eyerman, J. E. Smith, and L. Eeckhout. Characterizing the branch misprediction penalty. In ISPASS, pages 48-58, Mar. 2006.
6. A. Hartstein and T. R. Puzak. The optimal pipeline depth for a microprocessor. In ISCA, pages 7-13, May 2002.
7. E. Ipek, S. A. McKee, B. R. de Supinski, M. Schulz, and R. Caruana. Efficiently exploring architectural design spaces via predictive modeling. In ASPLOS, pages 195-206, Oct. 2006.
8. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. Construction and use of linear regression models for processor performance analysis. In HPCA, pages 99-108, Feb. 2006.
9. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. A predictive performance model for superscalar processors. In MICRO, pages 161-170, Dec. 2006.
10. T. Karkhanis and J. E. Smith. A first-order superscalar processor model. In ISCA, pages 338-349, June 2004.
11. T. Karkhanis and J. E. Smith. Automated design of application specific superscalar processors: An analytical approach. In ISCA, pages 402-411, June 2007.
12. B. Lee and D. Brooks. Accurate and efficient regression modeling for microarchitectural performance and power prediction. In ASPLOS, pages 185-194, Oct. 2006.
13. B. Lee and D. Brooks. Efficiency trends and limits from comprehensive microarchitectural adaptivity. In ASPLOS, pages 36-47, Mar. 2008.
14. B. Lee, D. Brooks, B. R. de Supinski, M. Schulz, K. Singh, and S. A. McKee. Methods of inference and learning for performance modeling of parallel applications. In PPOPP, pages 249-258, Mar. 207.
15. B. Lee, J. Collins, H. Wang, and D. Brooks. CPR: Composable performance regression for scalable multiprocessor models. In MICRO, pages 270-281, Nov. 2008.
16. P. Michaud, A. Seznec, and S. Jourdan. Exploring instruction-fetch bandwidth requirement in wide-issue superscalar processors. In PACT, pages 2-10, Oct. 1999.
17. I. Nestorov, M. Rowland, S. T. Hadjitodorov, and I. Petrov. Empirical versus mechanistic modelling: Comparison of an artificial neural network to a mechanistically based model for quantitative structure pharmacokinetic relationships of a homologous series of barbiturates. The AAPS Journal, 1(4):5-13, Dec. 1999.
18. E. Ould-Ahmed-Vall, K. A. Doshi, C. Yount, and J. Woodlee. Characterization of SPEC CPU2006 and SPEC OMP2001: Regression models and their transferability. In ISPASS, pages 170-190, Apr. 2008.
19. E. Ould-Ahmed-Vall, J. Woodlee, C. Yount, K. A. Doshi, and S. Abraham. Using model trees for computer architecture performance analysis of software applications. In ISPASS, pages 116-125, Apr. 2007.
20. M. K. Qureshi, D. N. Lynch, O. Mutlu, and Y. N. Patt. A case forMLP-aware cache replacement. In ISCA, pages 167-177, June 2006.
21. E. M. Riseman and C. C. Foster. The inhibition of potential parallelism by conditional jumps. IEEE Transactions on Computers, C-21(12):1405-1411, Dec. 1972.
22. C. Tafollis. Least squares percentage regression. Journal of Modern Applied Statistical Methods, May 2009.
23. T. M. Taha and D. S.Wills. An instruction throughput model of superscalar processors. IEEE Transactions on Computers, 57(3):389-403, Mar. 2008.
24. K. Vaswani, M. J. Thazhuthaveetil, Y. N. Srikant, and P. J. Joseph. Microarchitecture sensitive empirical models for compiler optimizations. In CGO, pages 131-143, Mar. 2007.