Characterization of SPEC CPU2006 and SPEC OMP2001: Regression models and their transferability

ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2008, Pages 179-190

  Ould Ahmed Vall, ElMoustapha ^a   Doshi, Kshitij A ^a   Yount, Charles ^a   Woodlee, James ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPARATIVE ASSESSMENTS; HARDWARE DESIGNS; HARDWARE PERFORMANCE; INTERNATIONAL SYMPOSIUM; MODEL TREES; PERFORMANCE ANALYSES; PLATFORM SELECTION; REGRESSION MODELLING; SOFTWARE OPTIMIZATIONS; STATISTICAL REGRESSION MODELS; SYSTEMS-AND-SOFTWARE; WORKLOAD EXECUTIONS;

FOOD PROCESSING; REGRESSION ANALYSIS; TECHNICAL PRESENTATIONS; TECHNOLOGY;

SOFTWARE DESIGN;

EID: 52249094635     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2008.4510750     Document Type: Conference Paper

References (25)

1. J. L. Henning, "Performance counters and development of SPEC CPU2006," ACM SIGARCH Comput. Archit. News, vol. 35, 2007.
2. "Standard performance evaluation corporation. SPEC CPU benchmark suite," http://www.specbench.org/osg/cpu2006, 2006.
3. R. P. Weicker and J. L. Henning, "Subroutine profiling results for the CPU2006 benchmarks," ACM SIGARCH Comput. Archit. News, vol. 35, 2007.
4. V. Aslot, M. J. Domeika, R. Eigenmann, G. Gaertner, W. B. Jones, and B. Parady, "SPEComp: A new benchmark suite for measuring parallel computer performance," in Proceedings of the International Workshop on OpenMP Applications and Tools, 2001.
5. V. Aslot and R. Eigenmann, "Quantitative performance analysis of the SPEC OMPM2001 benchmarks," Scientific Programming, vol. 11, 2003.
6. _, "Performance characteristics of the SPEC OMP2001 benchmarks," ACM SIGARCH Comput. Archit. News, vol. 29, 2001.
7. A. Phansalkar, A. Joshi, and L. K. John, "Subsetting the SPEC CPU2006 benchmark suite," ACM SIGARCH Comput. Archit. News, vol. 35, 2007.
8. J. L. Henning, "SPEC CPU2006 memory footprint," SIGARCH Comput. Archit. News, vol. 35, no. 1, 2007.
9. D. Gove, "CPU2006 working set size," SIGARCH Comput. Archit. News, vol. 35, no. 1, 2007.
10. H. Saito, G. Gaertner, W. B. Jones, R. Eigenmann, H. Iwashita, R. Lieberman, G. M. van Waveren, and B. Whitney, "Large system performance of SPEC OMP2001 benchmarks," in Proceedings of the 4th International Symposium on High Performance Computing, 2002.
11. L. Eeckhout, R. Sundareswara, J. J. Yi, J. Lilja, and P. Schrater, "Accurate statistical approaches for generating representative workload compositions," in Proceedings of the IEEE International Workload Characterization Symposium, 2005.
12. L. Eeckhout, J. Sampson, and B. Calder, "Exploiting program microarchitecture independent characteristics and phase behavior for reduced benchmark suite simulation," in Proceedings of the IEEE International Workload Characterization Symposium, 2005.
13. A. Phansalkar, A. Joshi, and L. K. John, "Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite," ACM SIGARCH Comput. Archit. News, vol. 35, 2007.
14. J. Yi, R. Sendag, L. Eeckhout, A. Joshi, D. Lilja, and L. K. John, "Evaluating benchmark subsetting approaches," in International Symposium on Workload Characterization, 2006.
15. E. Ould-Ahmed-Vall, J. Woodlee, C. Yount, and K. A. Doshi, "On the comparison of regression algorithms for computer architecture performance analysis of software applications," in Workshop on Statistical and Machine learning approaches applied to ARchitectures and compilaTion, co-located with International Conference on High Performance Embedded Architectures and Compilers (HiPEAC'07), 2007.
16. E. Ould-Ahmed-Vall, J. Woodlee, C. Yount, K. A. Doshi, and S. Abraham, "Using model trees for computer architecture performance analysis of software applications," in Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software, 2007.
17. B. Lee, "An architectural assessment of SPEC CPU benchmark relevance," 2006, harvard University, TR-02-06.
18. B. Lee and D. Brooks, "Statistically rigorous regression modeling for the microprocessor design space," in Workshop on Modeling, Benchmarking, and Simulation in conjunction with ISCA-33, 2005.
19. B. C. Lee, D. M. Brooks, B. R. de Supinski, M. Schulz, K. Singh, and S. A. McKee, "Methods of inference and learning for performance modeling of parallel applications," in Symposium on Principles and Practice of Parallel Programming, 2006.
20. R. Quinlan, "Learning with continuous classes," in Proceedings of the 5th Australian Joint Conference on Artificial Intelligence (AI'92), 1992.
21. Y. Wang and I. Witten, "Inducing model trees for continuous classes," in Proceedings of the 9th European Conf. on Machine Learning, Poster Papers, 1997.
22. I. Witten and E. Frank, Data Mining: Practical Machine Learning Tools and Techniques with Java Implementations. Morgan Kaufmann, 2000.
23. Intel, "Intel 64 and IA-32 architectures optimization reference manual," http://developer.intel.com/products/processor/manuals/, 2006.
24. _, "IA-32 Intel Architecture optimization: reference manual," http://developer.intel.com/products/processor/manuals/.
25. M. Mueller, "SPEC OpenMP benchmarks on four generations of NEC-SX parallel vector systems," in Proceedings of the 1st INTERNATIONAL WORKSHOP on OpenMP, 2005.