Mercury: A fast and energy-efficient multi-level cell based phase change memory system

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2011, Pages 345-356

  Joshi, Madhura ^a   Zhang, Wangyuan ^a   Li, Tao ^a  

^a University of Florida   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMORPHOUS PHASIS; ARCHITECTURE DESIGNS; CURRENT PULSE; ELECTRICAL RESISTIVITY; EMERGING NON-VOLATILE MEMORIES; ENERGY EFFICIENT; HIGH DENSITY MEMORY; HIGH-CAPACITY MEMORY; INITIAL STATE; INTERMEDIATE LEVEL; MEMORY SYSTEMS; MICRO ARCHITECTURES; MULTI-LEVEL; MULTILEVEL CELL; MULTIPLE BITS; MULTIPLE LEVELS; OPTIMUM PROGRAMMING; PROCESS VARIATION; PROGRAMMING CURRENTS; RESET CURRENTS; RESISTANCE STATE; SIMULATION RESULT; TARGET RESISTANCE; TRADITIONAL TECHNIQUES;

CELLS; DESIGN; ELECTRIC CONDUCTIVITY; MEMORY ARCHITECTURE; MERCURY (METAL);

PHASE CHANGE MEMORY;

EID: 79955881792     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2011.5749742     Document Type: Conference Paper

References (23)

1. 3) , JJAP 2007.
2. B. Lee, E. Ipek, O. Mutlu, and D. Burger, Architecting Phase Change Memory As a Scalable DRAM Alternative, ISCA 2009.
3. F. Bedeschi, R. Fackenthal, C. Resta, E. Donze, M. Jagasivamani, E. Buda, F. Pellizzer, D. Chow, A. Cabrini, G. Calvi, R. Faravelli, A. Fantini, G. Torelli, D. Mills, R. Gastaldi, and G. Casagrande, A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage, JSSC 2009.
4. T. Nirschl, J. Phipp, T. Happ, G. Burr, B. Rajendran, M. Lee, A. Schrott, M. Yang, M. Breitwisch, C. Chen, E. Joseph, M. Lamorey, R.Cheek, S. Chen, S. Zaidi, S. Raoux, Y. Chen, Y. Zhu, R. Bergmann, H. Lung, and C. Lam, Write Strategies for 2 and 4-bit Multi-Level Phase- Change Memory, IEDM 2007.
5. F. Bedeschi, C. Resta, O. Khouri, E. Buda, L. Costa, M. Ferraro, F. Pellizzer, F. Ottogalli, A. Pirovano, M. Tosi, R. Bez, R. Gastaldi and G. Casagrande, An 8Mb Demonstrator for High-Density 1.8V Phase-Change Memories, VLSI Symp. Tech.Dig. 2004.
6. F. Bedeschi, E. Bonizzoni, G. Casagrande, R. Gastaldi, C. Resta, G. Torelli, and D. ZelLa, SET and RESET Pulse Characterization in BJT-Selected Phase Change Memories, ISCAS 2005.
7. K. Sonoda, A. Sakai, M. Moniwa, K. Ishikawa,O. Tsuchiya, and Y. Inoue, A Compact Model of Phase-Change Memory Based on Rate Equations of Crystallization and Amorphization, TED 2008.
8. T. Happ, M. Breitwitsch, A. Schrott , J. Philipp, M. Lee, R. Cheek, T. Nirschl, M. Lamorey, C. Ho, S. Chen, C. Chen, E. Joseph, S. Zaidi, G. Burr, B. Yee, Y. Chen, S Raoux, H. Lung, R. Burgmann, and C. Lam, Novel One-Mask Self-Heating Pillar Phase Change Memory, VLSI Symp. Tech. Dig. 2006.
9. W. Zhang and T. Li, Characterizing and Mitigating the Impact of Process Variations on Phase Change based Memory Systems, MICRO 2009.
10. R. Faravelli, Ph.D. Thesis, Development of Algorithms Planning for Multilevel Phase Change Memories, Dept. of Electronics, University of Pavia, Italy.
11. D. Ielmini, S. Lavizarri, D. Sharma, and A. Lacaita, Physical Interpretation, Modeling and Impact of Phase Change Memory (PCM) Reliability of Resistance Drift due to Chalcogenide Structural Relaxation, IEDM 2007.
12. M. Qureshi, M. Franceschini, and L. Lastras, Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing, HPCA 2010.
13. P. Zhou, B. Zhao, J. Yang and Y. Zhang, A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology, ISCA 2009.
14. S. Gupta , V. Saxena, K. Campbell and J. Baker, W-2W Current Steering DAC for Programming Phase Change Memory, WMED 2009.
15. J. Kong and H. Zhou, Improving Privacy and Lifetime of PCM Based Main Memory, DSN 2010.
16. S. Sarangi, B. Greskamp, R. Teodorescu, J. Nakano, A Tiwari, and J. Torrellas, VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects, TSM 2008.
17. M. Yourst, PTLSim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator, ISPASS 2007.
18. D. Wang, B. Ganesh, N. Tuaychareon, K. Baynes, A. Jaleel and B. Jacob, DRAMSim: A Memory System Simulator, SIGARCH 2005.
19. M. Qureshi, V. Srinivasan, and J.Rivers, Scalable High-Performance Main Memory System Using Phase-Change Memory Technology, ISCA 2009.
20. M. Qureshi, M. Franceschini, L. Lastras, and J. Karidis, Morphable Memory System: A Robust Architecture for Exploiting Multi-Level Phase Change Memories, ISCA 2010.
21. X. Wei, L. Shi, R. Walia, T. Chong, R. Zhao, X. Miao, and B. Quek, HSPICE Macromodel of PCRAM for Binary and Multilevel Storage, TED 2006 .
22. A. Redaelli, A. Lacaita, A. Benvenuti, and A. Pirovano, Comprehensive Numerical Model for Phase-Change Memory Simulations, SISPAD 2005.
23. D. Kang, D. Ahn, K. Kim, J. Webb, and K. Yi, One-Dimensional Heat Conduction Model for an Electrical Phase Change Random Access Memory Device with an 8F2 Memory Cell (F=0.15 μm), JAP 2003.