W-2W current steering DAC for programming phase change memory

2009 IEEE Workshop on Microelectronics and Electron Devices, WMED 2009

Volumn , Issue , 2009, Pages 59-62

  Gupta, Shantanu ^a   Saxena, Vishal ^a   Campbell, Kristy A ^a   Baker, R Jacob ^a  

^a Boise State University   (United States)

Author keywords

Binary weighted; Digital to analog converter (DAC); DNL; INL; Mismatch; Phase change memory; W 2W current mirror

Indexed keywords

BINARY-WEIGHTED; DIGITAL-TO-ANALOG CONVERTER (DAC); DNL; INL; MISMATCH; W-2W CURRENT MIRROR;

AUTOMOBILE STEERING EQUIPMENT; CMOS INTEGRATED CIRCUITS; DIGITAL INTEGRATED CIRCUITS; ELECTRON DEVICES; HYBRID COMPUTERS; MICROELECTRONICS; MIRRORS; SEMICONDUCTOR STORAGE;

PHASE CHANGE MEMORY;

EID: 67650168196     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/WMED.2009.4816148     Document Type: Conference Paper

References (9)

1. Ferdinando Bedschi, et al., "A Multi-Level-Cell Bipolar- Selected Phas- Change Memory", International Solid-State Circuits Conference, pp. 428-42, 2008.
2. Hyung-rok Oh, et al., "Enhanced Write Performance of a 64-Mb Phase - Change Random Aceess Memory", IEEE Journal of Solid-State Circuits, vol. 41, pp. 122-126, January 2006. (Pubitemid 43145969)
3. Kwang-Jin Lee, et al., "A 90nm 1.8V 512Mb Diode Switched PRAM with 266 MB/s Read Throughput", IEEE Journal of Solid-State Circuits, vol 43, pp. 150-162, January 2008.
4. Ferdinando Bedschi, Chiara Boffino, Edoardo Bonizzoni, Claudio Resta, Guido Torelli, "Staricase-down SET programming apporach for phasechange memory" Microelectronics Journal, vol 38, pp. 1064-1069, 2007. (Pubitemid 350060950)
5. T.Nirschl, et al., " Write Strategies for 2 and 4 -bit Multilevel Phase- Change Memory", IEEE International Electron Devices Meeting, pp. 461-464, December 2007.
6. R. Jacob Baker, "CMOS Mixed-Signal Circuit Design," 1st ed.,Wiley - IEEE, 2002.
7. R. Jacob Baker, CMOS Circuit Design , Layout and Simulation, 2nd ed., Wiley- IEEE, 2008.
8. Marcel J. M. Pelgrom,C.J. Duinmaijer, Anton P.G. Welbers, " Matching Properties of MOS Transistors" , IEEE Journal of Solid-State Circuits , vol. 24, pp. 1433-1440,October 1989. (Pubitemid 20618569)
9. Francesco Forti and Michael E. Wright, " Measurement of MOS Current Mismatch in the Weak Inversion Region" , IEEE Journal of Solid-State Circuits, vol. 29, pp. 138-142, February 1994.