Adaptive timekeeping replacement: Fine-grained capacity management for shared CMP caches

Transactions on Architecture and Code Optimization

Volumn 8, Issue 1, 2011, Pages

  Wu, Carole Jean ^a   Martonosi, Margaret ^a  

^a Princeton University   (United States)

Author keywords

Cache decay; Capacity management; Shared resource management

Indexed keywords

AGGREGATE CACHE; AGGREGATE PERFORMANCE; CACHE BANDWIDTH; CACHE CAPACITY; CACHE DECAY; CACHED DATA; CAPACITY MANAGEMENT; COARSE-GRAINED; FULL SYSTEM SIMULATORS; IN-CHIP; MEMORY PERFORMANCE; OPERATING SYSTEMS; PARALLEL APPLICATION; PRIORITY LEVELS; SHARED CACHE; SHARED RESOURCE MANAGEMENT; TEMPORAL CONTROLS; TIME INTERVAL;

MULTIPROCESSING SYSTEMS; NATURAL RESOURCES MANAGEMENT; RESOURCE ALLOCATION;

MULTIPROGRAMMING;

EID: 79955678335     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1952998.1953001     Document Type: Article

References (28)

1. BHATTACHARJEE, A. AND MARTONOSI, M. 2009. Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA).
2. BIENIA, C., KUMAR, S., AND LI, K. 2008a. PARSEC vs. SPLASH-2: A quantitative comparison of two multithreaded benchmark suites on chip-multiprocessors. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC).
3. BIENIA, C., KUMAR, S., SINGH, J.P., AND LI, K. 2008b. The PARSEC benchmark suite: characterization and architectural implications. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT).
4. Bitirgen, R., Ipek, E., and Martinez, J. 2008. Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach. In Proceedings of the 41st Annual International Symposium on Microarchitecture (MICRO).
5. CHANG, J. AND SOHI, G. S. 2007. Cooperative cache partitioning for chip multiprocessors. In Proceedings of the 21st Annual International Conference on Supercomputing (ICS).
6. HSU, L.R., REINHARDT, S.K., IYER, R., AND MAKINENI, S. 2006. Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. In Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques (PACT).
7. HU, Z., KAXIRAS, S., AND MARTONOSI, M. 2002. Let caches decay: Reducing leakage energy via exploitation of cache generational behavior. ACM Trans. Comput. Syst.
8. Intel Corp. 2010. Intel Core2 Extreme Processor QX9000 Series and Intel Core2 Quad Processor Q9000, Q9000S, Q8000 and Q8000S Series Datasheet.
9. Intel Corp. 2011. Intel 64 and IA-32 Architectures Optimization Reference Manual.
10. ISCI, C., CONTRERAS, G., AND MARTONOSI, M. 2006. Live, runtime phase monitoring and prediction on real systems with application to dynamic power management. In Proceedings of the 39th Annual International Symposium on Microarchitecture (MICRO). 359-370. (Pubitemid 351337010)
11. IYER, R. 2004. CQoS: A framework for enabling QoS in shared caches of CMP platforms. In Proceedings of the 18th Annual International Conference on Supercomputing (ICS).
12. IYER, R., ZHAO, L., GUO, F., ILLIKKAL, R., MAKINENI, S., NEWELL, D., SOLIHIN, Y., HSU, L., AND REINHARDT, S. 2007. QoS policies and architecture for cache/memory in CMP platforms. ACM SIGMETRICS Perform. Eval. Rev.
13. JALEEL, A., HASENPLAUGH, W., QURESHI, M., SEBOT, J., STEELY, JR., S., AND EMER, J. 2008. Adaptive insertion policies for managing shared caches. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT).
14. JALEEL, A., THEOBALD, K.B., STEELY, JR., S. C., AND EMER, J. 2010. High performance cache replacement using re-reference interval prediction (RRIP). In Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA).
15. KAXIRAS, S., HU, Z., AND MARTONOSI, M. 2001. Cache decay: exploiting generational behavior to reduce cache leakage power. In Proceedings of the 28th Annual International Symposium on Computer Architecture (ISCA).
16. KIM, S., CHANDRA, D., AND SOLIHIN, Y. 2004. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proceedings ofthe 13th International Conference on Parallel Architectures and Compilation Techniques (PACT).
17. MARTIN, M.M.K., SORIN, D.J., BECKMANN, B.M., MARTY, M.R., XU, M., ALAMELDEEN, A.R., MOORE, K.E., HILL, M. D., AND WOOD, D. A. 2005. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput. Archit. News.
18. NESBIT, K.J., LAUDON, J., AND SMITH, J. E. 2007. Virtual private caches. In Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA).
19. PETOUMENOS, P., KERAMIDAS, G., ZEFFER, H., KAXIRAS, S., AND HAGERSTEN, E. 2006. Modeling cache sharing on chip multiprocessor architectures. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC).
20. QURESHI, M. K. AND PATT, Y. N. 2006. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Proceedings of the 39th Annual International Symposium on Microarchitecture (MICRO).
21. RAFIQUE, N., LIM, W.T., AND THOTTETHODI, M. 2006. Architectural support for operating system-driven CMP cache management. In Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques (PACT).
22. SRIKANTAIAH, S., KANDEMIR, M., AND IRWIN, M. J. 2008. Adaptive set pinning: Managing shared caches in CMPs. In Proceedings ofthe 13th International Conference on Architectural Support for Programming Languages and Operation Systems (ASPLOS).
23. SUH, G., DEVADAS, S., AND RUDOLPH, L. 2002. A new memory monitoring scheme for memory-aware scheduling and partitioning. In Proceedings of the 8th International Symposium on High-Performance Computer Architecture (HPCA).
24. SUH, G.E., RUDOLPH, L., AND DEVADAS, S. 2001. Dynamic cache partitioning for simultaneous multithreading systems. In Proceedings of the International Conference on Parallel and Distributed Computing and Systems (IASTED).
25. TAM, D.K., AZIMI, R., SOARES, L.B., AND STUMM, M. 2009. RapidMRC: Approximating L2 miss rate curves on commodity systems for online optimizations. In Proceeding of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).
26. WOO, S. C., OHARA, M., TORRIE, E., SINGH, J. P., AND GUPTA, A. 1995. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA).
27. XIE, Y. AND LOH, G. H. 2009. PIPP: Promotion/insertion pseudo-partitioning of multi-core shared caches. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA).
28. ZHAO, L., IYER, R., ILLIKKAL, R., MOSES, J., MAKINENI, S., AND NEWELL, D. 2007. CacheScouts: Fine-grain monitoring of shared caches in CMP platforms. In Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques (PACT).