Lagrangian relaxation for gate implementation selection

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2011, Pages 167-174

  Huang, Yi Le ^a   Hu, Jiang ^a   Shi, Weiping ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

gate sizing; lagrangian relaxation; low power; optimization; threshold voltage

Indexed keywords

CELL LIBRARY; CIRCUIT OPTIMIZATION; DESCENT METHOD; DISCRETE SPACES; FASTER CONVERGENCE; GATE SIZING; LAGRANGIAN DUAL PROBLEM; LAGRANGIAN MULTIPLIERS; LAGRANGIAN RELAXATION; LAGRANGIAN RELAXATIONS; LOW POWER; MULTI OBJECTIVE; SOLUTION QUALITY;

GATES (TRANSISTOR); GRADIENT METHODS; MULTIOBJECTIVE OPTIMIZATION; THRESHOLD VOLTAGE;

LAGRANGE MULTIPLIERS;

EID: 79955073967     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1960397.1960436     Document Type: Conference Paper

References (21)

1. J. Fishburn and A. Dunlop. "TILOS: A posynomial programming approach to transistor sizing," In Proc. of ICCAD, pp. 326-328, 1985.
2. L. Wei, Z. Chen, K. Roy, and V. De. "Design and optimization of dual threshold circuits for low voltage low power application," IEEE Trans. VLSI, vol. 7, no. 1, pp. 16-24, Mar. 1999.
3. V. Sundararajan and K.K. Parhi. "Low power synthesis of dual threshold voltage CMOS circuits," In Proc. of ISLPED, pp. 139-144, 1999.
4. V. Khandelwal, A. Davoodi, and A. Srivastava. "Simultaneous Vt selection and assignment for leakage optimization," IEEE Trans. VLSI, vol. 13, no. 6, pp. 762-765, 2005.
5. M. Ketkar and S. S. Sapatnekar. "Standby power optimization via transistor sizing and dual threshold voltage assignment," In Proc. of ICCAD, pp. 375-378, 2002.
6. D. Nguyen, A. Davare, M. Orshansky, D. Chinnery, B. Thompson, and K. Keutzer. "Minimizion of dynamic and static power through joint assignment of threshold voltages and sizing optimization," In Proc. of ISLPED, pp. 158-162, 2003.
7. S. Shah, A. Srivastava, D. Sharma, D. Sylvester, D. Balaauw, and V. Zolotov. "Discrete Vt assignment and gate sizing using a self-snapping continuous formulation," In Proc. of ICCAD, pp. 704-710, 2005.
8. S. Sirichotiyakul, T. Edwards, C. Oh, J. Zuo, A. Dharchoudhury, R. Panda, and D. Blaauw. "Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing," In Proc. of DAC, pp. 436-441, 1999.
9. H. Chou, Y. Wang, and C. Chen. "Fast and effective gate-sizing with multiple-Vt assignment using generalized Lagrangian relaxation," In Proc. of ASPDAC, pp. 381-386, 2005.
10. T.-H. Wu, L. Xie, and A. Davoodi. "A parallel and randomized algorithm for large-scale dual-Vt assignment and continuous gate sizing," In Proc. of ISLPED, pp. 45-50, 2008.
11. J. Wang, D. Das, and H. Zhou. "Gate sizing by Lagrangian relaxation revisited," In Proc. of ICCAD, pp. 111-118, 2007.
12. C. Chen, C. C. N. Chu, and D. F. Wong. "Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation," IEEE Trans. CAD, vol. 18, no. 7, pp. 1014-1025, 1999.
13. K. Kasamsetty, M. Ketkar, and S.S. Sapatnekar. "A new class of convex functions for delay modeling and its application to the transistor sizing problem [CMOS gates]," IEEE Trans. CAD, vol. 13, no. 6, pp. 779-788, 2000.
14. S. Roy, W. Chen, and C.C. Chen. "ConvexFit: An optimal minimum-error convex fitting and smoothing algorithm with application to gate-sizing," In Proc. of ICCAD, pp. 196-204, 2005.
15. S. Hu, M. Ketkar, and J. Hu. "Gate sizing for cell library based designs," In Proc. of DAC, pp. 847-852, 2007.
16. Y. Liu and J. Hu, "A new algorithm for simultaneous gate sizing and threshold voltage assignment," In Proc. of ISPD, pp. 27-34, 2009.
17. H. Tennakoon and C. Sechen. "Gate sizing using Lagrangian relaxation combined with a fast gradient-based pre-processing step," In Proc. of ICCAD, pp. 395-402, 2001.
18. J. Shyu, J. P. Fishburn, A. E. Dunlop, and A. L. Sangiovanni-Vincentelli. "Optimization-based transistor sizing," IEEE J. Solid-State Circuits, vol. 23, no. 2, pp. 400 - 409, April, 1988.
19. R. Chadha and J. Bhasker. Static Timing Analysis for Nanometer Designs, Springer, 2009.
20. E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, and A.L. Snagiovanni. "SIS: a system for sequential circuit synthesis," Electron. Res. Lab., Univ. California, Berkeley, CA, Mem. UCB/ERL M92/41, May 1992.
21. CPMO-constrained placement by multilevel optimization. http://ballade.cs.ucla.edu/cpmo. Computer Science Department, UCLA.