ConvexFit: An optimal minimum-error convex fitting and smoothing algorithm with application to gate-sizing

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 196-203

  Roy, Sanahamitra ^a   Chen, Weijen ^a   Chen, Charlie Chung Ping ^a  

^a Wisconsin Electric Machines and Power Electronics Consortium   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONVEX OPTIMIZATION; CONVEXITY; GATE SIZING; INDUSTRIAL CELL LIBRARIES; POSYNOMIAL FITTING ALGORITHMS;

DATA REDUCTION; ERROR DETECTION; GLOBAL OPTIMIZATION; NETWORKS (CIRCUITS); PERTURBATION TECHNIQUES; POLYNOMIAL APPROXIMATION; PROBLEM SOLVING;

ALGORITHMS;

EID: 33751423598     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560063     Document Type: Conference Paper

References (16)

1. V.B.Rao, T.N.Trick, and I.N.Hajj, "A table-driven delay-operator approach to timing simulation of MOS VLSI circuits", in Proceedings of the 1983 International Conference on Computer Design, pp.445-448, 1983.
2. Kishore Kasamsetty, Mahesh Ketkar and Sachin S. Sapatnekar, "A New Class of Convex Functions for Delay Modeling and their Application to the Transistor Sizing Problem", in IEEE Journal of Solid-State Circuits, Vol. 37, pp. 521-525, Apr.2002.
3. Steven J. Benson and Yinyu Ye, "DSDP5 User Guide -The Dual-Scaling Algorithm for Semidefinite Programming", Technical Report ANL/MCS-TM-255, February 16, 2005.
4. C. Lawrence, J.L Zhou and A.L Tits, "User's Guide for CFSQP Version 2.5: A C Code for Solving (Large Scale) Constrained Nonlinear (Minimax) Optimization Problems, Generating Iterates Satisfying All Inequality Constraints", Technical Report TR-94-16rl, April, 1997.
5. J. Fishburn and A. Dunlop, "TILOS: A posynomial programming approach to transistor sizing", in Proceedings of the IEEE International Conference on Computer-Aided Design,pp.326-328, 1985.
6. S.S. Sapatnekar, V.B. Rao, P.M. Vaidya, and S.M. Kang, "An exact solution to the transistor sizing problem for cmos circuits using convex optimization", in IEEE Transaction on Computer-Aided Designed. 12, pp.1621-1634, 1993.
7. H. Tennakoon and C. Sechen, "Gate sizing using lagrangian relaxation combined with a fast gradient-based pre-processing step", in International Conference on Computer-Aided Design, pp.395-402, 2002.
8. M. Vujkovic and C. Sechen, " Optimized power-delay curve generation for standard cell ICs", in International Conference on Computer-Aided Design,pp. 387-394, 2002.
9. S. Boyd and L. Vandenberghe, "Convex Optimization", Cambridge University Press, 2003. J.-M. Shyu, A. L. Sangiovanni-Vincentelli,
10. J.M Shyu, A.L Sangiovanni, J.Fishburn, and A.Dunlop, "Optimization- based transistor sizing", in IEEE Journal of Solid-State Circuits, vol. 23, pp. 400-409, Apr 1988.
11. N.P Jouppi," Timing analysis and performance improvement of MOS VLSI design," in IEEE Transactions on Computer-Aided Design,vol. CAD6, pp.650-665, July 1987
12. S.Z Selim and M.A Ismail,"K-Means-Type algorithms: a generalized convergence theorem and characterization of local optimality," in IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 6, pp.81-87, January 1984.
13. Chung-Ping Chen, Chris C. N. Chu, and D. F. Wong, "Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation," in IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems, vol. 18, No. 7, pp. 1014-1025, July 1999.
14. D. Sinha and Hai Zhou, "Gate Sizing for Crosstalk Reduction under Timing Constraints by Lagrangian Relaxation," in Proceedings of the International Conference on Computer Aided Design, pp. 14-19, 2004.
15. L. Vandenberghe and S. Boyd," Applications of semidefmite programming", in Applied Numerical Mathematics, 29:283-299, 1999.
16. Sanghamitra Roy, Weijen Chen and Charlie Chung-Ping Chen,"ConvexFit: an optimal minimum error convex fitting tool", http://vlsi.ece.wisc.edu/ Tools.htm, July 2005.