Fast and effective gate-sizing with multiple-Vt assignment using generalized Lagrangian Relaxation

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1, Issue , 2005, Pages 381-386

  Chou, Hsinwei ^a   Wang, Yu Hao ^b   Chen, Charlie Chung Ping ^c  

^a University of Wisconsin Madison   (United States)

^b Incentia Design Systems Inc ^*  (United States)

^c NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ASSIGNMENT TECHNIQUE; CUSTOM DESIGN; LAGRANGIAN RELAXATION; OPTIMIZATION SOLVERS; POWER OPTIMIZATION; RUNTIME AND MEMORY USAGE;

COMPUTER AIDED DESIGN;

EID: 84861419836     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. A. R. Conn, P. K. Coulman, R. A. Haring, G. L. Morrill, and C. Visweswariah, "Jiffytune: circuit optimization using time-domain sensitivities," IEEE Transactions on Computer-Aided Design of ICs and Systems. vol. 17, no. 12, pp. 1292-1309, December 1998.
2. C. P Chen, C C. N. Chu, and D. E Wong, "Fast and exact simultaneous gate and wire xizing by Iagrangian relaxation." Transactions on Computer-Aided Design of ICs and Systems, vol. 18. no. 7. pp. 1014-1025. July 1999.
3. Y. Jiang, S Sepatnekar, C. Bamji, and J. Kim. "Combined transistor sizing with buffer inscrtion for timing optimization."
4. M. Borih, R. M. Owens, and M. J. Irwin, "Transistor sizing for low power cmos circuits," IEEE Transactions on Computer-Aided Design of ICs and Systems. vol. 15, no. 6. pp. 665-671, June 1996.
5. M. Hirabayashi, K. Nose. and T. Sakurai, "Design methodology and optimization strategy for dual-vth scheme using commercially available tools," in Proc of the International symposium on Low power electronics and design. 2001, pp. 283 - 286.
6. N. Tripathi, A. Bhosle, D. Samanta, and A. Pal. "Optimal assignment of high threshold vottage for synthesizing dual threshold cmos circuits," in VISI Design. India, 2001, pp. 227-232
7. T. Karnik, Y. Ye, J. Tschanz. L. Wei, S. Bums, V. Covindarajulu, V. De, and S. Borkar, "Total power optimization by simultaneous dual-vt allocation and device sizing in high performance microprocessors," in IEEHACM DAC, 2002. pp, 48-9 1.
8. A. Srivastava. U. Silvester. and D. Blaauw, "Concurrent sizing, vdd, and v/sub th/ assignment for low power design," in Design, Automation, and Test in Europ. 2004, pp. 718-719.
9. M. S. Bazaraa. H. O. Sherali, and C. M. Shetty. Nonlinear Programmings Theory and Algorithms, 2nd ed. New York: Wiley, 1997.
10. K. Kasamsetty, M. Ketkar, and S. S, Sapatnekar. "A new class of convex functions for dctay modeling and their application to the transistor sizing problem," IEEE Transactions on Computer-Aided Design of ICs and Systems, vol. 19, no. 7, pp. 779-788, July 2000.
11. P. E. Gill, W. Murray, and M. A. Saunders. "Snopt: An sqp algorithm for large-scale constrained optimization," Department of Mathematics. University of California. San Diego. La Jolla, CA. Numerical Analysis Report 97-2, 1997.
12. Lawrence, C., Zhou. J. L.. Tits, and A. L.. "User's guide for cfsqp version 2.4: A E code for solving (large scale) constrained nonlinear (min-max) optimization problems. generating iterates satisfying all inequality constraints," Institute for Systems Research. University of Maryland, College Park, MD, Tech. Rep. TR-94-16r1, 1996.
13. J. Nocedal and S. J. Wright, Numerical Optimization. Heidelberg. Berlin, New York: Springer Verlag, 1999.
14. H. Tennakoon and C. Sechen, "Gate sizing using lagrangian relaxation combined with afutgradient-based preprocessing step." in ICCAD. 2002. pp. 395-402.
15. A. R. Conn, N. Could, and P. L. Toint, "Global convergence of a class of trust region algorithms for optimization with simple hounds," SIAM J. Numerical Analysis, vol. 25. pp. 433-460. 1988.
16. R. H. Byrd. P. Lu. J. Nocedal, and C. Zhu. "A limited memory algorithm for bound constrained optimization," Northwestern University EECS, Technical Report NAM-08. 1994.
17. S. Sirichotiyakul. T. Edwards, C. Oh. J. Zuo. A. Dharchoudhary. R. Panda. and D. Blauuw, "Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing," in IEEE/ACM DAC, 1999, pp. 436-441.
18. P. Pant, R. K. Roy, and A. Chatterjee. "Dual-threshold voltage assignment with transistor sizing for low power cmos circuits," IEEE Transactions VLSI Systems. vol. 9, no. 2, pp. 390-394, April 2001.
19. M. Ketkar and S. Sapatnekar, "Parameter variations and impacts on circuits and microarchitecture," in IEEE Conference on Computer-Aided Design, 2002. pp. 375-378.
20. D. Nguyen, A. Davare, M. Orshansky, D. Chinnery, B. Thompson. and K. Keutzer. "Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization." in International Symposium on Low-Power Electronics and Design, 2003, pp. 158-163.