Simultaneous Vt selection and assignment for leakage optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 13, Issue 6, 2005, Pages 762-765

  Khandelwal, Vishal ^a   Davoodi, Azadeh ^a   Srivastava, Ankur ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

Low power; Multiple threshold voltage; Variability

Indexed keywords

APPROXIMATION THEORY; CMOS INTEGRATED CIRCUITS; LEAKAGE CURRENTS; LINEAR PROGRAMMING; MOSFET DEVICES; OPTIMIZATION;

LOW POWER; MTCMOS SCHEMES; MULTIPLE-THRESHOLD VOLTAGE; VARIABILITY;

THRESHOLD VOLTAGE;

EID: 23744433702     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2005.844304     Document Type: Article

References (8)

1. B. J. Sheu, D. L. Scharfetter, P. K. Ko, and M. C. Jeng, "BSIM: Berkeley short-channel IGFET model for MOS transistors," IEEE J. Solid-State Circuits, vol. SC-22, no. 4, pp. 558-566, Aug. 1987.
2. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. L. Sangiovanni- Vincentelli, "SIS: A System for sequential circuit synthesis," Dept. Electrical Eng. Comp. Sci., Univ. California, Berkeley, CA, Memo. UCB/ERL M92/41, May 1992.
3. J. Kao, A. Chandrakasan, and D. Antoniadis, "Transistor sizing issues and tools for multithresh-hold CMOS technology," in Proc. Design Automation Conf., Jun. 1997, pp. 409-414.
4. M. Anis, S. Areibi, M. Mahmoud, and M. I. Elmasry, "Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique," in Proc. Design Automation Conf., Jun. 2002, pp. 480-485.
5. M. Sarrafzadeh, D. A. Knol, and G. E. Tellez, "A delay budgeting algorithm ensuring maximum flexibility in placement," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 16, no. 11, pp. 1332-1341, Nov. 1997.
6. t technology," in Proc. Int. Conf. Computer Aided Design, Nov. 1998, pp. 490-496.
7. R. X Gu and M. I. Elmasry, "Power dissipation analysis and optimization of deep submicron CMOS digital circuits," IEEE J. Solid-State Circuits, vol. 31, no. 5, pp. 703-713, May 1996.
8. V. Sundararajan and K. Parhi, "Low power synthesis of dual thresh-hold voltage CMOS VLSI circuits," in Proc. Int. Symp. Low Power Electron. Design, 1999, pp. 139-144.