Gate sizing by Lagrangian relaxation revisited

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 111-118

  Wang, Jia ^a   Das, Debasish ^a   Zhou, Hai ^a  

^a Northwestern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK SKEW OPTIMIZATION; COMPUTER-AIDED DESIGN; DELAY FUNCTIONS; DUAL PROBLEMS; ELMORE DELAY MODEL; GATE SIZING; INTERNATIONAL CONFERENCES; LA-GRANGIAN RELAXATION; OBJECTIVE FUNCTIONS;

GATES (TRANSISTOR); LAGRANGE MULTIPLIERS;

DESIGN;

EID: 50249166712     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397252     Document Type: Conference Paper

References (15)

1. J. Fishhurn and A. Dunlop, "TILOS: A posynomial programming approach to transistor sizing," in ICCAD, 1985, pp. 326-328.
2. S. S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S. M. Kang, "An exact solution to the transistor sizing problem for CMOS circuits using convex optimization," IEEE TCAD. vol. 12, pp. 1621-1634, Nov. 1993.
3. W. Chuang, S. S. Sapatnekar, and I. N. Hajj, "Timing and area optimization for standard-cell VLSI circuit design," IEEE TCAD, vol. 14, no. 3, pp. 308-320, Mar. 1995.
4. C.-P. Chen, C. C. N. Chu, and D. F. Wong, "Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation," IEEE TCAD, vol. 18, no. 7, pp. 1014-1025, July 1999.
5. V. Sundararajan, S. S. Sapatnekar, and K. K. Parhi, "Fast and exact transistor sizing based on iterative relaxation," IEEE TCAD, vol. 21, no. 5, pp. 568-581, May 2002.
6. H. Tennakoon and C. Seche,. "Gate sizing using Lagrangian relaxation combined with a fast gradient-based pre-processing step," in ICCAD, 2002, pp. 395-402.
7. S. Boyd and L. Vandenberghe. Convex Optimization.Cambridge University Press, 2004.
8. M. S. Bazaraa, H. D. Sherali, and C. M. Shetty. Nonlinear Programming, 3rd ed.Wiley-lnterscience, 2006.
9. W. C. Elmore, "The transient response of damped linear networks with particular regard to wide-band amplifiers," Journal of Applied Physics, vol. 19, no. 1, pp. 55-63, Jan. 1948.
10. K. Kasamsetty, M. Ketkar, and S. S. Sapatnekar, "A new class of convex functions for delay modeling and their application to the transistor sizing problem," IEEE TCAD, vol. 19, no. 7, pp. 779-788, July 2000.
11. Faraday Technology Corporation, "UMC 90-nano Libraries," http://free library.faraday-tech.com/, Nov. 2005.
12. H. Tennakoon and C. Sechen, "Efficient and accurate gate sizing with piecewise convex delay models," in DAC, 2005, pp. 807-812.
13. C. Lin and H. Zhou, "Clock skew scheduling with delay padding for prescribed skew domains," in ASP-DAC, 2007.
14. R. T. Rockafellar, "Ordinary convex programs without a duality gap," Journal of Optimization Theory and Applications, vol. 7, no. 3, pp. 143-148, Mar. 1971.
15. Andrew Goldberg's network optimization library, http://www.avglab.com/ andrew/soft.html.