NGFSIM : A GPU-based fault simulator for 1-to-n detection and its applications

Proceedings - International Test Conference

Volumn , Issue , 2010, Pages

  Li, Huawei ^a,b   Xu, Dawen ^a,c   Han, Yinhe ^a   Cheng, Kwang Ting ^b   Li, Xiaowei ^a  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

^b University of California   (United States)

^c UNIVERSITY OF CHINESE ACADEMY OF SCIENCES   (China)

Author keywords

[No Author keywords available]

Indexed keywords

GRAPHICS PROCESSING UNIT; MEMORY ARCHITECTURE;

ACCELERATED FAULT SIMULATIONS; COMMERCIAL TOOLS; FAULT SIMULATION; FAULT SIMULATORS; ITS APPLICATIONS; MASSIVE PARALLELISM; NEW APPLICATIONS; STUCK-AT FAULTS;

FAULT DETECTION;

EID: 79951608597     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/TEST.2010.5699235     Document Type: Conference Paper

References (20)

1. E.J. McCluskey, C.-W. Tseng, "Stuck-fault tests vs. actual defects", Proc. Int'l Test Conf., 2000, pp.336-342.
2. S. Venkataraman, S. Sivaraj, E. Amyeen, S. Lee, A. Ojha, R. Guo, "An Experimental Study of N-Detect Scan ATPG Patterns on a Processor", Proc. VLSI Test Symposium, 2004, pp.23-29.
3. H. Tang, G. Chen, S. M. Reddy, C. Wang, J. Rajski and I. Pomeranz, "Defect Aware Test Patterns", Proc. DATE, 2005, pp.450-455.
4. B. Benware, C. Schuermyer, N. Tamarapalli, K.-H. Tsai, S. Ranganathan, R. Madge, J. Rajski and P. Krishnamurthy, "Impact of multiple-detect test patterns on product quality", Proc. Int'l Test Conf., 2003, pp.1031-1040.
5. I. Pomeranz, "N-Detection Under Transparent-Scan", Proc. Design Automation Conference, 2005, pp.129-134. (Pubitemid 41675414)
6. I. Pomeranz, S. M. Reddy, "Forming N-Detection Test Sets Without Test Generation", ACM Trans. Des. Autom. Electron. Syst., Vol.12, No.2, Article 18, April 2007.
7. K. R. Kantipudi, V. D. Agraval, "On the Size and Generation of Minimal N-Detection Tests", Proc. VLSID, 2006, pp.425-430. (Pubitemid 44362618)
8. X. Lin, J. Rajski, I. Pomeranz, and S. M. Reddy, "On static test compaction and test pattern ordering for scan designs", Proc. Int'l Test Conf., 2001, pp.1088-1097. (Pubitemid 34064889)
9. I. Pomeranz, and S. M. Reddy, "A Measure of Quality for n- Detection Test Sets", IEEE Trans. on Computers, Vol. 53, No. 11, Nov. 2004, pp.1497-1503.
10. M.R. Grimaila, S. Lee, J. Dworak, et al, "REDO - Random Excitation and Deterministic Observation-First Commercial Experiment", Proc. VLSI Test Symposium, 1999, pp. 268-274.
11. I. Pomeranz, S. M. Reddy, "n-Pass n-Detection Fault Simulation and Its Applications", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 8, pp.980-986, 2002.
12. K. Gulati, S. P.Khatri, "Towards Acceleration of Fault Simulation using Graphics Processing Units", Proc. Design Automation Conference, 2008, pp.822-827.
13. K. Gulati, S. P.Khatri, "Fault Table Computation on GPUs", J. Electronic Testing, Vol.26, No.2, pp.195-209, 2010.
14. D. Chatterjee, A. DeOrio and Valeria Bertacco, "GCS: High-Performance Gate-Level Simulation with GP-GPUs", Proc. DATE, 2009.
15. Z. Feng, P. Li, "Multigrid on GPU: Tacking Power Grid Analysis on Parallel SIMT Platform", Proc. ICCAD, 2008, pp.647-654.
16. K. Gulati and S. Khatri, "Accelerating Statistical Static Timing Analysis using Graphics Processing Units", Proc. ASPDAC, 2009, pp.260-265.
17. NVIDIA. CUDA Complete Unified Device Architecture, 2007.
18. S. J. Hong, "Fault simulation strategy for combinational logic networks", Proc. Int'l Symp. on Fault Tolerant Comp., 1978, pp.96-99.
19. M. Abramovici, P. R. Menon, and D. T. Miller, "Critical path tracing-An alternative to fault simulation", Proc. Design Automation Conf., 1983, pp.214-220. (Pubitemid 13597626)
20. H. K. Lee, D. S. Ha, "HOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol.15, No.9, pp.1048-1058, 1996. (Pubitemid 126780394)