N-detection under transparent-scan

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 129-134

  Pomeranz, Irith ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

N detection test sets; Scan design; Test generation

Indexed keywords

CLOCKS; COMBINATORIAL MATHEMATICS; SCANNING; TRANSPARENCY;

N-DETECTION TEST SETS; SCAN DESIGN; TEST GENERATION; TEST SEQUENCES;

OPTICAL TESTING;

EID: 27944443205     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193786     Document Type: Conference Paper

References (11)

1. S. C. Ma, P. Franco and E. J. McCluskey, "An Experimental Chip to Evaluate Test Techniques Experiment Results", in Proc. Intl. Test Conf., 1995, pp. 663-672.
2. L.-C. Wang, M. R. Mercer and T. W. Williams, "On the Decline of Testing Efficiency as the Fault Coverage Approaches 100%", in Proc. VLSI Test Symp., April 1995, pp. 74-83.
3. S. M. Reddy, I. Pomeranz and S. Kajihara, "Compact Test Sets for High Defect Coverage", IEEE Trans. on Computer-Aided Design, Aug. 1997, pp. 923-930.
4. J. T.-Y. Chang, C.-W. Tseng, C.-M. J. Li, M. Purtell and E. J. McCluskey, "Analysis of Pattern-Dependent and Timing-Dependent Failures in an Experimental Test Chip", in Proc. Intl. Test Conf., 1998, pp. 184-193.
5. I. Pomeranz and S. M. Reddy, "Test Sequences to Achieve High Defect Coverage for Synchronous Sequential Circuits", IEEE Trans. on Computer-Aided Design, Oct. 1998, pp. 1017-1029.
6. M. R. Grimaila, S. Lee et. al., "REDO - Random Excitation and Deterministic Observation - First Commercial Experiment", in Proc. VLSI Test Symp., 1999, pp. 268-274.
7. C.-W. Tseng and E. J. McCluskey, "Multiple-Output Propagation Transition Fault Test", in Proc. Intl. Test Conf., 2001, pp. 358-366.
8. B. Benware, C. Schuermyer, N. Tamarapalli, K.-H. Tsai, S. Ranganathan, R. Madge, J. Rajski and P. Krishnamurthy, "Impact of multiple-detect test patterns on product quality", in Proc. Intl. Test Conf., Sept. 2003, pp. 1031-1040.
9. S. Venkataraman, S. Sivaraj, E. Amyeen, S. Lee, A Ojha and R. Guo, "An Experimental Stud of n -Detect Scan ATPG Patterns on a Processor", in Proc. 22nd VLSI Test Symp., April 2004, pp. 23-28.
10. I. Pomeranz and S. M. Reddy, "A New Approach to Test Generation and Test Compaction for Scan Circuits", in Proc. Design Automation and Test in Europe Conf., March 2003, pp. 1000-1005.
11. J. Grodstein, D. Bhavsar, V. Bettada and R. Davies, "Automatic Generation of Critical-Path Tests for a Partial-Scan Microprocessor", in Proc. Intl. Conf. on Computer Design, Oct. 2003, pp. 180-186.