HOPE: An efficient parallel fault simulator for synchronous sequential circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 15, Issue 9, 1996, Pages 1048-1058

  Lee, Hyung Ki ^a   Ha, Dong Sam ^a  

^a State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; ELECTRIC FAULT LOCATION; HEURISTIC METHODS; MATHEMATICAL MODELS; PARALLEL PROCESSING SYSTEMS; SEQUENTIAL CIRCUITS;

PARALLEL FAULT SIMULATOR; SINGLE FAULT PROPAGATION TECHNIQUE; SYNCHRONOUS SEQUENTIAL CIRCUITS;

COMPUTER AIDED NETWORK ANALYSIS;

EID: 0030246695     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.536711     Document Type: Article

References (24)

1. W.-T. Cheng and J. H. Paid, "PROOFS: A super fast failli simulator fur sequential circuits," in Proc. Euro. Design Automation Conf., Mar. 1990. pp. 475-479.
2. T. M. Niermann, W.-T. Cheng, and J. H. Patel, "PROOFS: A fast, memory efficient sequential circuit faull simulator," in Proc. Design Automation Conf., June 1990, pp. 535-540.
3. "PROOFS: A fast, memory efficient sequential circuit fault simulator," IEEE Trans. Computer-Aided f)esign, vol. 11, pp. 198-207, Feh. 1992.
4. E. G. Ulrich and T. Baker, "The concurrent simulation of nearly identical digital networks," in Proc. Design Automation Workshop, vol. 6, June 1973, pp. 145-150.
5. K. Kim and K. K. Saluja, "On fault detection problem in concurrent fault simulation for synchronous sequential circuits." in Proc. IEEE VLSI Test Symp., Apr. 1992, pp. 125-130.
6. D. H. Lee and S. M. Reddy, "On efficient fault simulation for synchronous sequential circuits," in Proc. Design Automation Conf., June 1992, pp. 327-331,
7. D. Saab, "Parallel-concurrent fault simulation," IEEE Trans. VES! Syst., vol. 1, Sept. 1993, pp. 356-364.
8. J. A. Waicukauski, E. B. Eichelberger, D. O. Forlcnza, E. Lindbloom, and T. McCarthy. "Fault simulation for structured VLSI," VESI Syst. Des., vol. 6, no. 12, pp. 20-32, Dec. 1985.
9. K. J. Antreich and M. H. Schulz, 'Accelerated fault simulation and fault grading in combinational circuits," IEEE Trans. Computer-Aided Design, vol. CAD 6, pp. 704 712, Sept. 1987.
10. F. Maamari and J. Rajski, "A method of fault simulation based on stem regions," IEEE Trans. Computer-Aided Design, vol. 9, pp. 212-220, Feb. 1990.
11. H. K. Lee and D. S. Ha, "An efficient forward fault simulation algorithm based on the parallel pattern single fault propagation," in Proc. Int. Test Conf., Oct. 1991, pp. 946-955.
12. N. Gouders and R. Kaibel, "PARIS: A parallel pattern fault simulator for synchronous sequential circuits," in Proc. Int. Conf. Computer-Aided Design, Nov. 1991, pp. 542-545.
13. R. Nair and D. S. Ha, "VISION: An efficient parallel pattern fault simulator for synchronous sequential circuits," in Proc. IEEE VES! Test Symp., Apr. 1995, pp. 221-226.
14. M. Mojtahedi and W. Geisselhardt, "PARIS: New methods for parallel pattern fast fault simulation for synclironous sequential circuits," ill Proc. Int. Conf. Computer-Aided Design, Nov. 1993, pp. 2-5.
15. E. M. Rudnick, T. M. Niermann, and J. II. Patel, "Methods for reducing events in sequential circuit fault simulation," in Proc. Int. Conf. Computer-Aided Design, Nov. 1991, pp. 546-549.
16. H. K. Lee and D. S. Ha, "HOPE: An efficient parallel fault simulator for synchronous sequential circuits," in Proc. Design Automation Conf., June 1992, pp. 336-340.
17. "New methods of improving parallel fault simulation in synchronous sequential circuits," in Proc. Int. Conf. Computer-Aided Design, Nov. 1993, pp. 10-17.
18. C-P Rung and C-S Lin, "HyHOPE: A fast fault simulator with efficient simulation of hypertrophie faults," in Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 714-718.
19. W.-T. Cheng and M.-L. Yu, "Differential fault simulation-A fast method using minimal memory," in Proc. Design Automation Conf., June 1989, pp. .424-428.
20. S. Seshu, "On an improved diagnosis program," IEEE Trans. Electron. Compul., vol. EC-12, pp. 76-79, Feb. 1965.
21. E. W. Thomson and S. A. Szygenda, "Digital logic simulation in a time-based, table-driven environment-Part 2. Parallel fault simulation," Computer, vol. 8, pp. 38-49, Mar. 1975.
22. S. Gai, P. L. Montessoro, and F. Somenzi, "The performance of the concurrent fault simulation algorithms in MOZART," in Proc. 25th Design Automation Conf., June 1988, pp. 682-697.
23. F. Brglez, D. Bryan, and K. Kozminski, "Combinational profiles of sequential benchmark circuits," in Froc. Im. Symp. Circuits Syst., May 1989, pp. 1929-1934.
24. W.-T. Cheng and T. J. Chakraborty. "Gentest: An automatic testgeneration system for sequential circuits," Computer, vol. 22, pp. 43-49, Apr. 1989.