-
1
-
-
23944462603
-
GPU cluster for high performance computing
-
Washington, DC, USA, p, IEEE Computer Society
-
Z. Fan, F. Qiu, A. Kaufman, and S. Yoakum-Stover, "GPU cluster for high performance computing," in SC '04: Proceedings of the 2004 ACM/IEEE conference on Supercomputing, (Washington, DC, USA), p. 47, IEEE Computer Society, 2004.
-
(2004)
SC '04: Proceedings of the 2004 ACM/IEEE conference on Supercomputing
, pp. 47
-
-
Fan, Z.1
Qiu, F.2
Kaufman, A.3
Yoakum-Stover, S.4
-
2
-
-
85088337201
-
GPU architecture overview
-
New York, NY, USA, p, ACM
-
J. Owens, "GPU architecture overview," in SIGGRAPH '07: ACM SIGGRAPH 2007 courses, (New York, NY, USA), p. 2, ACM, 2007.
-
(2007)
SIGGRAPH '07: ACM SIGGRAPH 2007 courses
, pp. 2
-
-
Owens, J.1
-
3
-
-
34548293786
-
GPGPU: General-purpose computation on graphics hardware
-
New York, NY, USA, p, ACM
-
D. Luebke, M. Harris, N. Govindaraju, A. Lefohn, M. Houston, J. Owens, M. Segal, M. Papakipos, and I. Buck, "GPGPU: general-purpose computation on graphics hardware," in SC '06: Proceedings of the 2006 ACM/IEEE conference on Supercomputing, (New York, NY, USA), p. 208, ACM, 2006.
-
(2006)
SC '06: Proceedings of the 2006 ACM/IEEE conference on Supercomputing
, pp. 208
-
-
Luebke, D.1
Harris, M.2
Govindaraju, N.3
Lefohn, A.4
Houston, M.5
Owens, J.6
Segal, M.7
Papakipos, M.8
Buck, I.9
-
4
-
-
49049088756
-
GPU Computing
-
May
-
J. D. Owens, M. Houston, D. Luebke, S. Green, J. E. Stone, and J. C. Philips, "GPU Computing," in Proceedings of the IEEE, vol. 96(5), May 2008.
-
(2008)
Proceedings of the IEEE
, vol.96
, Issue.5
-
-
Owens, J.D.1
Houston, M.2
Luebke, D.3
Green, S.4
Stone, J.E.5
Philips, J.C.6
-
5
-
-
51549115140
-
Graphic- card cluster for astrophysics (GraCCA) - performance tests
-
July
-
H.-Y. Schive, C.-H. Chien, S.-K. Wong, Y.-C. Tsai, and T. Chiueh, "Graphic- card cluster for astrophysics (GraCCA) - performance tests," in Submitted to NewAstronomy, July 2007.
-
(2007)
Submitted to NewAstronomy
-
-
Schive, H.-Y.1
Chien, C.-H.2
Wong, S.-K.3
Tsai, Y.-C.4
Chiueh, T.5
-
6
-
-
0031599142
-
Mersenne twister: A 623-dimensionally equidis- tributed uniform pseudo-random number generator
-
M. Matsumoto and T. Nishimura, "Mersenne twister: a 623-dimensionally equidis- tributed uniform pseudo-random number generator," ACM Trans. Model. Comput. Simul., vol. 8, no. 1, pp. 3-30, 1998.
-
(1998)
ACM Trans. Model. Comput. Simul
, vol.8
, Issue.1
, pp. 3-30
-
-
Matsumoto, M.1
Nishimura, T.2
-
7
-
-
8344257512
-
Principal component analysis on vector computers
-
D. Heras, J. Cabaleiro, V. Perez, P. Costas, and F. Rivera, "Principal component analysis on vector computers," in Proceedings of VECPAR, pp. 416 - 428, 1996.
-
(1996)
Proceedings of VECPAR
, pp. 416-428
-
-
Heras, D.1
Cabaleiro, J.2
Perez, V.3
Costas, P.4
Rivera, F.5
-
8
-
-
64549118488
-
Parallel algorithm for principal component analysis based on hotelling procedure
-
J. Cabaleiro, J. Carazo, and E. Zapata, "Parallel algorithm for principal component analysis based on hotelling procedure," in Proceedings of EUROMICRO Workshop On Parallel and Distributed Processing, pp. 144 - 149, 1993.
-
(1993)
Proceedings of EUROMICRO Workshop On Parallel and Distributed Processing
, pp. 144-149
-
-
Cabaleiro, J.1
Carazo, J.2
Zapata, E.3
-
9
-
-
84869278073
-
-
SLI Technology
-
"SLI Technology." http://www.slizone.com/page/slizone.html.
-
-
-
-
11
-
-
84869271368
-
-
"NVIDIA CUDA Homepage." http://developer.nvidia.com/object/ cuda.html.
-
-
-
-
13
-
-
0028552480
-
Statistical delay modeling in logic design and synthesis
-
H.-F. Jyu and S. Malik, "Statistical delay modeling in logic design and synthesis.," in DAC, pp. 126-130, 1994.
-
(1994)
DAC
, pp. 126-130
-
-
Jyu, H.-F.1
Malik, S.2
-
14
-
-
33646916288
-
Statistical timing analysis with extended pseudo-canonical timing model
-
Washington, DC, USA, pp, IEEE Computer Society
-
L. Zhang, W. Chen, Y. Hu, and C. C.-P. Chen, "Statistical timing analysis with extended pseudo-canonical timing model," in DATE '05: Proceedings of the conference on Design, Automation and Test in Europe, (Washington, DC, USA), pp. 952-957, IEEE Computer Society, 2005.
-
(2005)
DATE '05: Proceedings of the conference on Design, Automation and Test in Europe
, pp. 952-957
-
-
Zhang, L.1
Chen, W.2
Hu, Y.3
Chen, C.C.-P.4
-
15
-
-
4444279488
-
STAC: Statistical timing analysis with correlation
-
New York, NY, USA, pp, ACM
-
J. Le, X. Li, and L. T. Pileggi, "STAC: statistical timing analysis with correlation," in DAC '04: Proceedings of the 41st annual conference on Design automation, (New York, NY, USA), pp. 343-348, ACM, 2004.
-
(2004)
DAC '04: Proceedings of the 41st annual conference on Design automation
, pp. 343-348
-
-
Le, J.1
Li, X.2
Pileggi, L.T.3
-
16
-
-
36048954466
-
Statistical static timing analysis technology
-
Oct
-
I. Nitta, T. Shibuya, and K. Homma, "Statistical static timing analysis technology," FUJITSU Sci. Tech J., vol. 43, pp. 516-523, Oct 2007.
-
(2007)
FUJITSU Sci. Tech J
, vol.43
, pp. 516-523
-
-
Nitta, I.1
Shibuya, T.2
Homma, K.3
-
18
-
-
4444233012
-
First- order incremental block-based statistical timing analysis
-
New York, NY, USA, pp, ACM
-
C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan, "First- order incremental block-based statistical timing analysis," in DAC '04: Proceedings ofthe 41st annual conference on Design automation, (New York, NY, USA), pp. 331-336, ACM, 2004.
-
(2004)
DAC '04: Proceedings ofthe 41st annual conference on Design automation
, pp. 331-336
-
-
Visweswariah, C.1
Ravindran, K.2
Kalafala, K.3
Walker, S.G.4
Narayan, S.5
-
19
-
-
0141852377
-
Statistical timing analysis using bounds and selective enumeration
-
Sept
-
A. Agarwal, V. Zolotov, and D. T. Blaauw, "Statistical timing analysis using bounds and selective enumeration," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, pp. 1243-1260, Sept 2003.
-
(2003)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.22
, pp. 1243-1260
-
-
Agarwal, A.1
Zolotov, V.2
Blaauw, D.T.3
-
20
-
-
0348040085
-
Statistical timing analysis for intra-die process variations with spatial correlations
-
A. Agarwal, D. Blaauw, and V. Zolotov, "Statistical timing analysis for intra-die process variations with spatial correlations," in ICCAD, pp. 900-907, 2003.
-
(2003)
ICCAD
, pp. 900-907
-
-
Agarwal, A.1
Blaauw, D.2
Zolotov, V.3
-
21
-
-
18144420677
-
Statistical timing analysis using bounds
-
A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula, "Statistical timing analysis using bounds," in DATE, pp. 62-67, 2003.
-
(2003)
DATE
, pp. 62-67
-
-
Agarwal, A.1
Blaauw, D.2
Zolotov, V.3
Vrudhula, S.4
-
22
-
-
0348040110
-
-
A. Devgan and C. V. Kashyap, Block-based static timing analysis with uncertainty., in ICCAD, pp. 607-614, IEEE Computer Society / ACM, 2003.
-
A. Devgan and C. V. Kashyap, "Block-based static timing analysis with uncertainty.," in ICCAD, pp. 607-614, IEEE Computer Society / ACM, 2003.
-
-
-
-
23
-
-
0034842175
-
-
J.-J. Liou, K.-T. Cheng, S. Kundu, and A. Krstic, Fast statistical timing analysis by probabilistic event propagation., in DAC, pp. 661-666, ACM, 2001.
-
J.-J. Liou, K.-T. Cheng, S. Kundu, and A. Krstic, "Fast statistical timing analysis by probabilistic event propagation.," in DAC, pp. 661-666, ACM, 2001.
-
-
-
-
24
-
-
49749148730
-
On the improvement of statistical timing analysis
-
Oct
-
R. Garg, N. Jayakumar, and S. P. Khatri, "On the improvement of statistical timing analysis," International Conference on Computer Design, pp. 37-42, Oct 2006.
-
(2006)
International Conference on Computer Design
, pp. 37-42
-
-
Garg, R.1
Jayakumar, N.2
Khatri, S.P.3
-
25
-
-
0003418818
-
Logic Synthesis and Optimization, ch
-
Kluwer Academic Publishers
-
P. McGeer, A. Saldanha, R. Brayton, and A. Sangiovanni-Vincentelli, Logic Synthesis and Optimization, ch. Delay Models and Exact Timing Analysis, pp. 167-189. Kluwer Academic Publishers, 1993.
-
(1993)
Delay Models and Exact Timing Analysis
, pp. 167-189
-
-
McGeer, P.1
Saldanha, A.2
Brayton, R.3
Sangiovanni-Vincentelli, A.4
-
30
-
-
0003934798
-
SIS: A System for Sequential Circuit Synthesis,
-
M92/41, Electronics Research Lab, Univ. of California, Berkeley, CA 94720, May
-
E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. L. Sangiovanni- Vincentelli, "SIS: A System for Sequential Circuit Synthesis," Tech. Rep. UCB/ERL M92/41, Electronics Research Lab, Univ. of California, Berkeley, CA 94720, May 1992.
-
(1992)
Tech. Rep. UCB/ERL
-
-
Sentovich, E.M.1
Singh, K.J.2
Lavagno, L.3
Moon, C.4
Murgai, R.5
Saldanha, A.6
Savoj, H.7
Stephan, P.R.8
Brayton, R.K.9
Sangiovanni- Vincentelli, A.L.10
|