SPIRE: A retiming-based physical-synthesis transformation system

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2010, Pages 373-380

  Papa, David A ^a   Krishnaswamy, Smita ^b   Markov, Igor L ^c  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c The Department of Civil and Environmental Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLONE CELLS;

DESIGN PERFORMANCE; MICROPROCESSOR DESIGNS; MULTIPLE OPTIMIZATIONS; PHYSICAL SYNTHESIS; PROCESS TECHNOLOGIES; STATIC TIMING ANALYZERS; TIMING CLOSURES; TRANSFORMATION SYSTEMS;

COMPUTER AIDED DESIGN;

EID: 78650909876     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2010.5653647     Document Type: Conference Paper

References (17)

1. C. J. Alpert, C. Chu, and P. G. Villarrubia, "The Coming of Age of Physical Synthesis," ICCAD 07, pp. 246-249.
2. C. J. Alpert et al., "Accurate Estimation of Global Buffer Delay Within a Floorplan," TCAD 25(6), 2006, pp. 1140-1146.
3. C. J. Alpert et al., "Techniques for Fast Physical Synthesis," Proc. IEEE 95(3), 2007, pp. 573-599.
4. hMETIS: http://www-users.cs.umn.edu/~karypis/metis/hmelis/
5. Y. Hu et al., "Simultaneous Time Slack Budgeting and Retiming for Dual-Vdd FPGA Power Reduction,"DAC 06, pp. 478-483.
6. A. Hurst, P. Chong, A. Kuehlmann, "Physical placement driven by sequential timing analysis," ICCAD 04, p. 379-386.
7. J. A. G. Jess et al.,"Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits," TCAD 25(11), 2006, pp. 2376-2392.
8. K. N. Lalgudi, M. Papaefthymou "Retiming Edge-triggered Circuits under General Delay Models," ICCAD 97, p. 1393-1408.
9. C. E. Leiserson, J. B. Saxe, "Retiming Synchronous Circuitry," Algorithmica, 6, 1991, pp. 5-35.
10. R. Nair, C. Berman, P. Hauge, E. Yoffa, "Generation of Performance Constraints for Layout," TCAD 8(8), 1989, pp. 860-874.
11. M. Moffit, D. A. Papa, Z. Li, C. J. Alpert, "Path Smoothing via Discrete Optimization," DAC 08, pp. 724-729.
12. D. A. Papa et al., "RUMBLE: An Incremental, Timingdriven, Physical-synthesis Optimization Algorithm," TCAD 27(12), 2008, pp. 2156-2168.
13. S. S. Sapatnekar, Timing, Springer-Verlag, New York, 2004.
14. S. S. Sapatnekar, R. B. Deokar, "Utilizing the Retiming Skew Equivalence in a Practical Algorithm for Retiming Large Circuits," TCAD 15(10), 1996, pp. 1237-1248.
15. P. Saxena, B. Halpin, "Modeling Repeaters Explicitly Within Analytical Placement," DAC 04, pp. 699-704.
16. L. Trevillyan et al.,"An Integrated Environment for Technology Closure of Deep-submicron IC Designs," IEEE Design & Test 21(1), 2004, pp. 14-22.
17. H. Zhou, "Deriving a New Efficient Algorithm for Minperiod Retiming," ASP-DAC 09, pp. 990-993.