Path smoothing via discrete optimization

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 724-727

  Moffitt, Michael D ^a   Papa, David A ^a,b   Li, Zhuo ^a   Alpert, Charles J ^a  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

^b The Department of Civil and Environmental Engineering   (United States)

Author keywords

Static timing analysis; Timing driven placement

Indexed keywords

CRITICAL PATHS; DESIGN AUTOMATION CONFERENCE; STATIC TIMING ANALYSIS; TIMING-DRIVEN PLACEMENT;

DIGITAL INTEGRATED CIRCUITS; TIME MEASUREMENT;

COMPUTER AIDED DESIGN;

EID: 51549084456     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555914     Document Type: Conference Paper

References (22)

1. A. H. Ajami and M. Pedram. Post-layout timing-driven cell placement using an accurate net length model with movable Steiner points. In Proc. of ASP-DAC 2001, pages 595-600, 2001.
2. C. J. Alpert, S. K. Karandikar, Z. Li, G.-J. Nam, S. T. Quay, H.. Ren, C. N. Sze, P. G. Villarrubia, M. C. Yildiz. Techniques for fast physical synthesis. In Proc. of the IEEE 95(3), pages 573-599, 2001.
3. M. Burstein and M. N. Youssef. Timing influenced layout design. In Proc. of DAC 1985, pages 124-130, 1985.
4. K.-H. Chang, I. L. Markov, and V. Bertacco. Safe delay optimization for physical synthesis. In Proc. of ASP-DAC 2007, pages 628-633, 2007.
5. W. Chen, C.-T. Hsieh, and M. Pedram. Simultaneous gate sizing and placement. In TCAD 19(2), pages 206-214, 2000.
6. W. Choi and K. Bazargan. Incremental placement for timing optimization. In Proc. of ICCAD 2003, pages 463-466, 2003.
7. A. Chowdhary et al. How accurately can we model timing in a placement engine? In Proc. of DAC 2005, pages 801-806, 2005.
8. W. E. Donath, P. Kudva, L. Stok, P. Villarrubia, L. N. Reddy, A. Sullivan, K. Chakraborty. Transformational placement and synthesis. In Proc. of DATE 2000, pages 194-201, 2000.
9. Y. Gao and D. F. Wong. A graph based algorithm for optimal buffer insertion under accurate delay models. In Proc. of DATE 2001, pages 535-539, 2001.
10. B. Halpin, C. Y. R. Chen, and N. Sehgal. Timing driven placement using physical net constraints. In Proc. of DAC 2001, pages 780-783, 2001.
11. M. A. B. Jackson and E. S. Kuh. Performance-driven placement of cell based IC's. In Proc. of DAC 1989, pages 370-375, 1989.
12. A. B. Kahng, S. Mantik, and I. L. Markov. Min-max placement for large-scale timing optimization. In Proc. of ISPD 2002, pages 143-148, 2002.
13. W. N. Lee. Strongly NP-Hard Discrete Gate Sizing Problems. In Proc. of ICCD 1993, pages 468-471, 1993.
14. T. Luo, D. Newmark, and D. Z. Pan. A new LP based incremental timing driven placement for high performance designs. In Proc. of DAC 2006, pages 1115-1120, 2006.
15. A. Marquardt, V. Betz, and J. Rose. Timing-driven placement for FPGAs. In Proc. of FPGA, pages 203-213, 2000.
16. M. D. Moffitt, B. Peintner, and M. E. Pollack. Augmenting disjunctive temporal problems with finite-domain constraints. In Proc. of AAAI 2005, pages 1187-1192, 2005.
17. M. D. Moffitt, M. E. Pollack. Optimal rectangle packing: a meta-CSP approach. In Proc. of ICAPS 2006, pages 93-102, 2006.
18. D. A. Papa, T. Luo, M. D. Moffitt, C. N. Sze, Z. Li, G.-J. Nam, C. J. Alpert, I. L. Markov RUMBLE: an incremental, timing-driven, physical-synthesis optimization algorithm. In Proc. of ISPD 2008, pages 2-9, 2008.
19. S. Sapatnekar. Timing. Kluwer Academic Publishers, Norwell, MA, 2004.
20. W. Swartz and C. Sechen. Timing driven placement for large standard cell circuits. In Proc. of DAC 1995, pages 211-215, 1995.
21. L. Trevillyan, D. S. Kung, R. Puri, L. N. Reddy, and M. A. Kazda. An integrated environment for technology closure of deep-submicron IC designs. IEEE Design & Test of Computers, 21(1):14-22, 2004.
22. Q. B. Wang, J. Lillis, and S. Sanyal. An LP-based methodology for improved timing-driven placement. In Proc. of ASP-DAC 2005, pages 1139-1143, 2005.