The coming of age of physical synthesis

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 246-249

  Alpert, Charles J ^a   Chu, Chris ^b   Villarrubia, Paul G ^c  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

^b IOWA STATE UNIVERSITY   (United States)

^c IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER-AIDED DESIGN; DESIGN TRENDS; EDA INDUSTRY; INTERNATIONAL CONFERENCES; LOGIC SYNTHESIS; PHYSICAL DESIGNS; PHYSICAL SYNTHESIS;

DESIGN;

LOGIC DESIGN;

EID: 43349086145     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397273     Document Type: Conference Paper

References (16)

1. C.J. Alpert, S. K. Karandikar, Z. Li. G.-J. Nam, S. T. Quay. H. Ren, C. N. Sze, P. G. Villarrubia, and M. C. Yildiz. Techniques for fast physical synthesis. Proc. of IEEE, 95(3):573-599, March 2007.
2. Ivan Sutherland, Robert F. Sproull, and David Harris. Logical Effort: Designing Fast CMOS Circuits. Morgan Kauffman, 1999.
3. L. Trevillyan, D. Kung, R. Puri, L. N. Reddy, and M. A. Kazda. An integrated environment for technology closure of deep-submicron IC designs. IEEE Design and Test of Computers. 21(1): 14-22, JanFeb 2004.
4. A. E. Caldwell, A. B. Kahng, and I. L. Markov. Can recursive bisection produce routable placements. In Proc. ACM/IEEE DAC. pages 477-482, 2000.
5. H. Eisenmann and F. Johannes. Generic global placement and floorplanning. In Proc. ACM/IEEE DAC, pages 269-274, 1998.
6. G.-J. Nam, C. J. Alpert, P. Villarubbia, B. Winter, and M. Yildiz. The ISPD2005 placement contest and benchmark suite. In Proc. ISPD, pages 216-220, 2005.
7. G.-J. Nam. ISPD 2006 placement contest: Benchmark suite and results. In Proc. ISPD, page 167, 2006.
8. Natarajan Viswanathan and Chris Chu. FastPlace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model. In Proc. ISPD, pages 26-33, 2004.
9. H. Ren, D. Z. Pan. C. J. Alpert. and P. Villarrubia. Diffusion-based placement migration. In Proc. ACM/IEEE DAC, pages 515-520, 2007.
10. Pete Osier. Placement driven synthesis case studies on two sets of two chips: hierarchical and flat. In Proc. ISPD. pages 190-197, 2004.
11. Min Pan and Chris Chu. FastRoute 2.0: A high-quality and efficient global router. In Proc. ASPDAC, pages 250-255, 2007.
12. Chris Chu and Yiu-Chung Wong. FLUTE: Fast lookup table base rectilinear Steiner minimal tree algorithm for VLSI design. IEEE TCAD, 2007.
13. Min Pan and Chris Chu. IPR: An integrated placement and routing algorithm. In Proc. ACM/IEEE DAC, pages 59-62, 2007.
14. Jason Cong and Kwok-Shing Leung. Optimal wiresizing under the distributed Elmore delay model. In Proc. IEEE/ACM ICCAD. pages 634-639, 1993.
15. J. P. Fishburn. Shaping a VLSI wire to minimize Elmore delay. In Proc. European Design and Test Conference, 1997.
16. Charles J. Alpert. Anirudh Devgan, John Fishburn, and Stephen T. Quay. Interconnect synthesis without wire tapering. IEEE TCAD, 20(1):90-104, January 2000.