Deriving a new efficient algorithm for min-period retiming

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2, Issue , 2005, Pages 990-993

  Zhou, Hai ^a  

^a NORTHWESTERN UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; FORMAL METHODS; HEURISTIC ALGORITHMS;

BINARY SEARCH; MINIMAL PERIODS; OPTIMALITY; OPTIMIZATION TECHNIQUES; RETIMING;

OPTIMIZATION;

EID: 84861418671     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1120774     Document Type: Conference Paper

References (14)

1. P. Cocchitii. Concurrent flip-flop and repeater insertion for high performance integrated circuits. In ICCAD, pages 268273, 2002.
2. G. De Micheh. Synchronous Logic Synthesis: Algorithms for Cycle-Time Minimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits, 10(l):63-73, January 1991.
3. E. W. Dijkstra. Guarded commands, nondeterminacy, and the formal derivation of programs. CACM, 8:453-457, 1975.
4. E. W. Dijkstra. A Discipline of Programming. Prentice-Hall, Englewood Cliffs, NJ, 1976.
5. G. Even, I. Y. Spillinger, and L. Stok. Retiming Revisited and Reversed. IEEE Transactions on Computer-Aided Design of Integrated Circuits, 15(3):348-357, March 1996.
6. R. W. Floyd. Assigning meanings to program. In Proc. Amer. Math. Soc. Symposia in Applied Mathematics, volume 19, pages 19-31, 1967.
7. David Gries and Fred B. Schneider. A Logical Approach to Discrete Math. Springer-Verlag New York, Inc., 1993.
8. S. Hassoun and C. J. Alpert. Optimal path routing in single and multiple clock domain systems. In ICCAD, pages 247253, 2002.
9. C. A. R. Hoare. An axiomatic basis for computing programming. Communications of the ACM, 12(10):576-580, October 1969.
10. Alexander T. Ishii, Charles E. Leiserson, and Marios C. Pa paefthymiou. Optimizing two-phase, level-clocked circuitry. ,IACM, 44(1):148-199, January 1997.
11. C. E. Leiserson and J. B. Saxe. Optimizing Synchronous Systems. Journal of VLSI and Computer Systems, 1(1):41-67, Spring 1983.
12. C. E. Leiserson and J. B. Saxe. Retiming synchronous circuitry. Algorithmica, 6(l):5-35, 1991.
13. S. S. Sapatnekar and R. B Deokar. Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits. IEEE TCAD, 15(10):1237-1248, October 1996.
14. H. Zhou and C. Lin. Retiming for wire pipelining in system-on-chip. IEEE TCAD, 23(9):1338-1345, September 2004.