-
1
-
-
0034480561
-
Physical planning with retiming
-
(San Jose, CA), November
-
J. Cong and S. K. Lim, "Physical planning with retiming," in Digest of Technical Papers of the IEEE/ACM International Conference on Computer-Aided Design, (San Jose, CA), pp. 1-7, November 2000.
-
(2000)
Digest of Technical Papers of the IEEE/ACM International Conference on Computer-aided Design
, pp. 1-7
-
-
Cong, J.1
Lim, S.K.2
-
2
-
-
0024174179
-
GORDIAN: A global optimization / rectangle dissection method for cell placement
-
(Santa Clara, California), November
-
J. M. Kleinhans, G. Sigl, and F. M. Johannes, "GORDIAN: A global optimization / rectangle dissection method for cell placement," in Digest of Technical Papers of the IEEE International Conference on Computer-Aided Design, (Santa Clara, California), pp. 506-509, November 1988.
-
(1988)
Digest of Technical Papers of the IEEE International Conference on Computer-aided Design
, pp. 506-509
-
-
Kleinhans, J.M.1
Sigl, G.2
Johannes, F.M.3
-
4
-
-
0026005478
-
Retiming synchronous circuitry
-
C. Leiserson and J. Saxe, "Retiming synchronous circuitry," Algorithmica, vol. 6, pp. 5-35, 1991.
-
(1991)
Algorithmica
, vol.6
, pp. 5-35
-
-
Leiserson, C.1
Saxe, J.2
-
6
-
-
0348040124
-
Clock scheduling and clocktree construction for high-performance ASICs
-
(San Jose, California), November
-
S. Held, B. Korte, J. Maßberg, M. Ringe, and J. Vygen, "Clock scheduling and clocktree construction for high-performance ASICs," in Digest of Technical Papers of the IEEE/ACM International Conference on Computer-Aided Design, (San Jose, California), pp. 232-239, November 2003.
-
(2003)
Digest of Technical Papers of the IEEE/ACM International Conference on Computer-aided Design
, pp. 232-239
-
-
Held, S.1
Korte, B.2
Maßberg, J.3
Ringe, M.4
Vygen, J.5
-
7
-
-
0033280180
-
Synthesis of clock tree topologies to implement nonzero clock skew schedule
-
December
-
I. S. Kourtev and E. G. Friedman, "Synthesis of clock tree topologies to implement nonzero clock skew schedule," in IEE Proceedings on Circuits, Devices, Systems, vol. 146, pp. 321-326, December 1999.
-
(1999)
IEE Proceedings on Circuits, Devices, Systems
, vol.146
, pp. 321-326
-
-
Kourtev, I.S.1
Friedman, E.G.2
-
8
-
-
0031169289
-
Useful-skew clock routing with gate sizing for low power design
-
J. G. Xi and W. W.-M. Dai, "Useful-skew clock routing with gate sizing for low power design," J. VLSI Signal Process. Syst., vol. 16, no. 2-3, pp. 163-179, 1997.
-
(1997)
J. VLSI Signal Process. Syst.
, vol.16
, Issue.2-3
, pp. 163-179
-
-
Xi, J.G.1
Dai, W.W.-M.2
-
10
-
-
0026944318
-
RITUAL: A performance-driven placement algorithm
-
November
-
A. Srinivasan, K. Chaudhary, and E. S. Kuh, "RITUAL: A performance-driven placement algorithm," IEEE Transactions on Circuits and Systems, vol. 37, pp. 825-839, November 1992.
-
(1992)
IEEE Transactions on Circuits and Systems
, vol.37
, pp. 825-839
-
-
Srinivasan, A.1
Chaudhary, K.2
Kuh, E.S.3
-
14
-
-
0033697586
-
Can recursive bisection alone produce routable placements?
-
A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Can recursive bisection alone produce routable placements?," in ACM/IEEE Design Automation Conference, pp. 477-482, 2000.
-
(2000)
ACM/IEEE Design Automation Conference
, pp. 477-482
-
-
Caldwell, A.E.1
Kahng, A.B.2
Markov, I.L.3
-
15
-
-
0012451334
-
Numerical computation of spectral elements in max-plus algebra
-
July
-
J. Cochet-Terrasson, G. Cohen, S. Gaubert, M. McGettrick, and J.-P. Quadrat, "Numerical computation of spectral elements in max-plus algebra," in Proceedings of the IFAC Conference on System Structure and Control, July 1998.
-
(1998)
Proceedings of the IFAC Conference on System Structure and Control
-
-
Cochet-Terrasson, J.1
Cohen, G.2
Gaubert, S.3
McGettrick, M.4
Quadrat, J.-P.5
-
16
-
-
0038531309
-
An experimental study of minimum mean cycle algorithms
-
University of Illinois at Urbana-Champaign
-
A. Dasdan, S. S. Irani, and R. K. Gupta, "An experimental study of minimum mean cycle algorithms," Tech. Rep. UCI-ICS 98-32, University of Illinois at Urbana-Champaign, 1998.
-
(1998)
Tech. Rep.
, vol.UCI-ICS 98-32
-
-
Dasdan, A.1
Irani, S.S.2
Gupta, R.K.3
-
17
-
-
0030686036
-
Multilevel hypergraph partitioning: Application in vlsi domain
-
June
-
G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar, "Multilevel hypergraph partitioning: Application in vlsi domain," in Proceedings of the 34th Annual Design Automation Conference, pp. 526-529, June 1997.
-
(1997)
Proceedings of the 34th Annual Design Automation Conference
, pp. 526-529
-
-
Karypis, G.1
Aggarwal, R.2
Kumar, V.3
Shekhar, S.4
-
18
-
-
0024125597
-
PROUD: A sea-of-gates placement algorithm
-
Dec.
-
R.-S. Tsay, E. S. Kuh, and C.-P. Hsu, "PROUD: A sea-of-gates placement algorithm," IEEE Design & Test Of Computers, vol. 5, pp. 44-56, Dec. 1988.
-
(1988)
IEEE Design & Test of Computers
, vol.5
, pp. 44-56
-
-
Tsay, R.-S.1
Kuh, E.S.2
Hsu, C.-P.3
-
21
-
-
0026175786
-
An analytic net weighting approach for performance optimization in circuit placement
-
R. Tsay and J. Koehl, "An analytic net weighting approach for performance optimization in circuit placement," in Design Automation Conference, pp. 620-625, 1991.
-
(1991)
Design Automation Conference
, pp. 620-625
-
-
Tsay, R.1
Koehl, J.2
|