Making DRAM refresh predictable

Proceedings - Euromicro Conference on Real-Time Systems

Volumn , Issue , 2010, Pages 145-154

  Bhat, Balasubramanya ^a   Mueller, Frank ^a  

^a NORTH CAROLINA STATE UNIVERSITY   (United States)

Author keywords

DRAM; DRAM refresh; Real time systems; Timing analysis; Timing predictability; Worst case execution time

Indexed keywords

DRAM; DRAM REFRESH; TIMING ANALYSIS; TIMING PREDICTABILITY; WORST-CASE EXECUTION TIME;

DYNAMIC RANDOM ACCESS STORAGE; EMBEDDED SYSTEMS; STATIC RANDOM ACCESS STORAGE; STRUCTURED PROGRAMMING; SYSTEMS ANALYSIS; TIME MEASUREMENT;

REAL TIME SYSTEMS;

EID: 77958500068     PISSN: 10683070     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECRTS.2010.23     Document Type: Conference Paper

References (25)

1. B. Akesson, K. Goossens, and M. Ringhofer, "Predator: a predictable sdram memory controller," in CODES+ISSS '07: Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis. New York, NY, USA: ACM, 2007, pp. 251-256.
2. P. Atanassov and P. Puschner, "Impact of dram refresh on the execution time of real-time tasks," in Proc. IEEE Inter- national Workshop on Application of Reliable Computing and Communication, Dec. 2001, pp. 29-34.
3. M. Ghosh and H.-H. S. Lee, "Smart refresh: An enhanced memory controller design for reducing energy in conventional and 3d die-stacked drams," in MICRO, 2007, pp. 134-145.
4. S. Hellebrand, H.-J. Wunderlich, A. A. Ivaniuk, Y. V. Klimets, and V. N. Yarmolik, "Error detecting refreshment for embedded drams," in VTS, 1999, pp. 384-390.
5. Y. Katayama, E. J. Stuckey, S. Morioka, and Z. Wu, "Fault-tolerant refresh power reduction of drams for quasinonvolatile data retention," in DFT, 1999, pp. 311-318.
6. C.-K. Kim, B.-S. Kong, C.-G. Lee, and Y.-H. Jun, "Cmos temperature sensor with ring oscillator for mobile dram selfrefresh control," in ISCAS, 2008, pp. 3094-3097.
7. C.-K. Kim, J.-G. Lee, Y.-H. Jun, C.-G. Lee, and B.-S. Kong, "Cmos temperature sensor with ring oscillator for mobile dram self-refresh control," Microelectronics Journal, vol. 38, no. 10-11, pp. 1042-1049, 2007.
8. J. Labrosse, Micro C/OS-II. R & D Books, 1998.
9. C. Lee, J. Hahn, Y. Seo, S. Min, R. Ha, S. Hong, C. Park, M. Lee, and C. Kim, "Analysis of cache-related preemption delay in fixed-priority preemptive scheduling," in IEEE Real-Time Systems Symposium, Dec. 1996.
10. C. Liu and J. Layland, "Scheduling algorithms for multiprogramming in a hard-real-time environment," J. of the Association for Computing Machinery, vol. 20, no. 1, pp. 46- 61, Jan. 1973.
11. J. Liu, Real-Time Systems. Prentice Hall, 2000.
12. Various Methods of DRAM Refresh. Technical Note TN-04- 30., Micron Technology, Inc., 1999.
13. V. G. Moshnyaga, H. Vo, G. Reinman, and M. Potkonjak, "Reducing energy of dram/flash memory system by oscontrolled data refresh," in ISCAS, 2007, pp. 2108-2111.
14. DRAM Refresh Modes (Order No. AN987/D), Motorola, 2004, http://examenesutn.awardspace.com/examenes/tecdigi2/apuntes//Memorias/refresh. pdf.
15. F. Mueller, "Timing analysis for instruction caches," Real-Time Systems, vol. 18, no. 2/3, pp. 209-239, May 2000.
16. K. Nowka, G. Carpenter, and B. Brock, "The design and application of the powerpc 405lp energy-efficient system on chip," IBM Journal of Research and Development, vol. 47, no. 5/6, September/November 2003.
17. K. Patel, E. Macii, M. Poncino, and L. Benini, "Energyefficient value based selective refresh for embedded drams," J. Low Power Electronics, vol. 2, no. 1, pp. 70-79, 2006.
18. R. Pellizzoni, B. D. Bui, M. Caccamo, and L. Sha, "Coscheduling of cpu and i/o transactions in cots-based embedded systems," in IEEE Real-Time Systems Symposium, 2008, pp. 221-231.
19. H. Ramaprasad and F. Mueller, "Bounding preemption delay within data cache reference patterns for real-time tasks," in IEEE Real-Time Embedded Technology and Applications Symposium, Apr. 2006, pp. 71-80.
20. J. Staschulat and R. Ernst, "Multiple process execution in cache related preemption delay analysis," in International Conference on Embedded Sofware, 2004.
21. J. Staschulat, S. Schliecker, and R. Ernst, "Scheduling analysis of real-time systems with precise modeling of cache related preemption delay," in Euromicro Conference on Real-Time Systems, 2005.
22. T.-H. Tsai, C.-L. Chen, C.-L. Lee, and C.-C. Wang, "Powersaving nano-scale drams with an adaptive refreshing clock generator," in ISCAS, 2008, pp. 612-615.
23. J. Wegener and F. Mueller, "A comparison of static analysis and evolutionary testing for the verification of timing constraints," Real-Time Systems, vol. 21, no. 3, pp. 241-268, Nov. 2001.
24. R.Wilhelm, J. Engblohm, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, and P. Stenstrom, "The worst-case execution time problem - overview of methods and survey of tools," ACM Transactions on Embedded Computing Systems, vol. 7, no. 3, pp. 1-53, Apr. 2008.
25. Y. Zhu and F. Mueller, "Dvsleak: Combining leakage reduction and voltage scaling in feedback edf scheduling," in ACM SIGPLAN Conference on Language, Compiler, and Tool Support for Embedded Systems, Jun. 2007, pp. 31-40.