The design and application of the PowerPC 405LP energy-efficient system-on-a-chip

IBM Journal of Research and Development

Volumn 47, Issue 5-6, 2003, Pages 631-639

  Nowka, Kevin J ^a   Carpenter, Gary D ^a   Brook, Bishop C ^a  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CRYPTOGRAPHY; ENERGY EFFICIENCY; INTERFACES (COMPUTER); LIQUID CRYSTAL DISPLAYS; MICROPROCESSOR CHIPS; PHASE LOCKED LOOPS; STATIC RANDOM ACCESS STORAGE; THRESHOLD VOLTAGE; VOLTAGE CONTROL;

DYNAMIC VOLTAGE SCALING (DVS); POWER MANAGEMENT;

PROGRAM PROCESSORS;

EID: 0346267660     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.475.0631     Document Type: Article

References (20)

1. K. Nowka, G. Carpenter, E. MacDonald, H. Ngo, B. Brock, K. Ishii, T. Nguyen, and J. Burns, "A 0.9V to 1.95V Dynamic Voltage Scalable and Frequency Scalable 32-Bit PowerPC Processor," IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 2002, pp. 340-341.
2. L. Su, S. Subbanna, E. Crabbe, P. Agnello, E. Nowak, R. Schulz, S. Rauch, H. Ng, T. Newman, A. Ray, M. Hargrove, A. Acovic, J. Snare, S. Crowder, B. Chen, J. Sun, and B. Davari, "A High-Performance 0.08 μm CMOS," IEEE Symposium on VLSI Technology, Digest of Technical Papers, 1996, pp. 12-13.
3. IBM Corporation, 0.18 Micron Technology, Product Brief, Hopewell Junction, NY, February 21, 2003; see http://www-3.ibm.com/chips/.
4. IBM Corporation, CoreConnect Bus Architecture, Product Brief, Hopewell Junction, NY, September 1, 1999; see http://www.chips.ibm.com/techlib/techlib.nsf/productfamilies/ CoreConnect_Bus_Architecture/.
5. T. Sakurai and A. Newton, "Alpha-Power Law MOSFET Model and Its Applications to CMOS Inverter Delay and Other Formulas," IEEE J. Solid State Circuits 25, No. 2, 584-594 (April 1990).
6. E. Vittoz, "Low-Power Design: Ways to Approach the Limits," IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 1994, pp. 14-18.
7. M. Horowitz, T. Indermaur, and R. Gonzalez, "Low-Power Digital Design," IEEE Symposium on Low Power Electronics, Digest of Technical Papers, 1994, pp. 8-11.
8. R. Gonzalez, B. Gordon, and M. Horowitz, "Supply and Threshold Voltage Scaling for Low Power CMOS," IEEE J. Solid-State Circuits 32, No. 8, 1210-1216 (August 2000).
9. T. Burd and R. Brodersen, "Energy Efficient CMOS Microprocessor Design," Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, 1995, pp. 288-297.
10. K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, and T. Kuroda, "A 300 MIPS/W RISC Core Processor with Variable Supply-Voltage Scheme in Variable Threshold-Voltage CMOS," Proceedings of the IEEE Conference on Custom Integrated Circuits, 1997, pp. 587-590.
11. T. Kuroda, K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, T. Sakurai, and T. Furuyama, "Variable Supply-Voltage Scheme for Low-Power High-Speed CMOS Digital Design," IEEE J. Solid-State Circuits 33, No. 3, 454-462 (March 1998).
12. T. Burd, T. Pering, A. Stratakos, and R. Brodersen, "A Dynamic Voltage Scaled Microprocessor System," IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 2000, pp. 294-295.
13. K. Nowka, G. Carpenter, E. MacDonald, H. Ngo, B. Brock, K. Ishii, T. Nguyen, and J. Burns, "A 32-Bit PowerPC System-on-a-Chip with Support for Dynamic Voltage Scaling and Dynamic Frequency Scaling," IEEE J. Solid-State Circuits 37, 1441-1447 (November 2002).
14. IBM Corporation, PowerPC Embedded Cores, Product Brief, Hopewell Junction, NY, June 1, 2000; see http://www.chips.ibm.com/techlib/techlib.nsf/products/ PowerPC_405_Embedded_Cores/.
15. T. M. Kemp, R. K. Montoye, J. D. Harper, J. D. Palmer, and D. J. Auerbach, "A Decompression Core for PowerPC," IBM J. Res. & Dev. 42, No. 6, 807-812 (November 1998).
16. A. Correale, "Overview of the Power Minimization Techniques Employed in the IBM PowerPC 4xx Embedded Controllers," IEEE Symposium on Low Power Electronics, Digest of Technical Papers, 1995, pp. 75-80.
17. R. P. Weicker, "Dhrystone: A Synthetic Systems Programming Benchmark," Commun. ACM 27, No. 10, 1013-1030 (1984).
18. R. P. Weicker, "Dhrystone Benchmark: Rationale for Version 2 and Measurement Rules," SIGPLAN Notices 23, No. 8, 49-62 (1988).
19. D. Boerstler, G. Carpenter, H. Ngo, and K. Nowka, "Dynamically Scalable Low Voltage Clock Generation System," U.S. Patent 6,515,530, February 4, 2003.
20. D. Boerstler, "Multiphase Voltage Controlled Oscillator with Variable Gain and Range," U.S. Patent 6,353,369, March 5, 2002.