DVSleak: Combining leakage reduction and voltage scaling in feedback EDF scheduling

Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)

Volumn , Issue , 2007, Pages 31-40

  Zhu, Yifan ^a   Mueller, Frank ^a  

^a North Carolina State University

Author keywords

Dynamic voltage scaling; Feedback control; Leakage; Real time systems; Scheduling

Indexed keywords

FEEDBACK CONTROL; MICROPROCESSOR CHIPS; REAL TIME SYSTEMS; SCHEDULING; SCHEDULING ALGORITHMS;

DYNAMIC VOLTAGE SCALING; EARLIEST-DEADLINE-FIRST SCHEDULING (EDF);

LEAKAGE CURRENTS;

EID: 34547978996     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1254766.1254772     Document Type: Conference Paper

References (26)

1. A. Andrei, M. T. Schmitz, P. Eles, Z. Peng, and B. M. Al-Hashimi. Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems. In Design, Automation and Test in Europe, pages 518-525, 2004.
2. A. Andrei, M. T. Schmitz, P. Eles, Z. Peng, and B. M. Al-Hashimi. Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in. time-constrained systems. In International Conference on Computer-Aided Design, pages 362-369, 2004.
3. H. Aydin, V. Devadas, and D. Zhu. System-level energy management for periodic real-time tasks. In IEEE Real-Time Systems Symposium, pages 313-322, 2006.
4. H. Aydin, R. Melhem, D. Mosse, and P. Mejia-Alvarez. Power-aware scheduling for periodic real-time tasks. IEEE Trans. Comput., 53(5):584-600, 2004.
5. J.-J. Chen and T-W. Kuo. Procrastination for leakage-aware ratemonotomc scheduling on a dynamic voltage scaling processor. In ACM SIGPLAN Conference, on Language, Compiler, and Tool Support for Embedded Systems, page (accepted), June 2006.
6. H. Chetto and M. Chetto. Some results of the earliest deadline scheduling algorithm. IEEE Transactions on Software Engineering, 15(10):1261-1269, Oct. 1989.
7. K. Govil, E. Chan, and H. Wasserman. Comparing algorithms for dynamic speed-setting of a low-power cpu. In 1st Int'l Conference on Mobile Computing and Networking, Nov 1995.
8. D. Granwald, P. Levis, C M. III, M. Neufeld, and K. Farkas. Policies for dynamic clock scheduling. In Symp. on Operating Systems Design and Implementation, Oct 2000.
9. Intel. Intel PXA255 Processor: Electrical, Mechanical, and Thermal Specification, Feb. 2004.
10. S. Irani, S. Shukla, and R. Gupta. Algorithms for power savings. In SODA '03: Proceedings of the fourteenth annual ACM-SIAM symposium on Discrete algorithms, pages 37-46, Philadelphia, PA, USA, 2003. Society for Industrial and Applied Mathematics.
11. R. Jejurikar and R. Gupta. Dynamic slack reclemation with procrastination scheduling in real-time embedded systems. In Design Automation Conference, June 2005.
12. R. Jejurikar, C. Pereira, and R. Gupta. Leakage aware dynamic voltage scaling for real-time embedded systems. In DAC '04: Proceedings of the 41st annual conference, on Design automation, pages 275-280, New York, NY, USA, 2004. ACM Press.
13. D. Kang, S. Crago, and J. Suh. A fast resource synthesis technique for energy-efficient real-time systems. In IEEE Real-Time Systems Symposium, Dec. 2002.
14. Y.-H. Lee and C M. Krishna. Voltage-clock scaling for low energy consumption in fixed-priority real-time systems. Real-Time Syst., 24(3):303-317, 2003.
15. Y-H. Lee, K. P. Reddy, and C. M. Krishna. Scheduling techniques for reducing leakage power in hard real-time systems. In EuroMicro Conf. on Real Time Systems, pages 105-112. IEEE Computer Society, 2003.
16. S. M. Martin, K. Flautner, T. N. Mudge, and D. Blaauw. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In L. T. Pileggi and A. Kuehlmann, editors, Intl. Conference on Computer Aidded Design, pages 721-725. ACM, 2002.
17. K. Nowka, G. Carpenter, and B. Brock. The design and application of the powerpc 4051p energy-efficient system, on chip. IBM Journal of Research and Development, 47(5/6), September/November 2003.
18. T. Pering, T. Burd, and R. Brodersen. The simulation of dynamic voltage scaling algorithms. In Symp. on Low Power Electronics, 1995.
19. P. Pillai and K. Shin. Real-time dynamic voltage scaling for low-power embedded operating systems. In Symposium on Operating Systems Principles, 2001.
20. G. Quan, L. Niu, X. S. Hu, and B. Mochocki. Fixed priority scheduling for reducing overall energy on variable voltage processors. In 25th IEEE Real-Time System Symposium, pages 309-318. IEEE Computer Society, 2004.
21. C Scordino and G. Lipari. Using resource reservation techniques for power-aware scheduling. In International Conference on Embedded Sofware, 2004.
22. M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for reduced cpu energy. In 1st Symp. on Operating Systems Design and Implementation, Nov 1994.
23. F. Yao, A. Demers, and S. Shenker. A scheduling model for reduced cpu energy. In FOCS '95: Proceedings of the 36th Annual Symposium on Foundations of Computer Science (FOCS'95), page 374, Washington, DC, USA, 1995. IEEE Computer Society.
24. W. Zhang, M. Kandemir, N. Vijaykrishnan, M. Irwin, and V. De. Compiler support for reducing leakage energy consumption, 2003.
25. Y. Zhu and F. Mueller. Feedback, edf scheduling exploiting dynamic voltage scaling. In IEEE Real-Time Embedded Technology and Applications Symposium, pages 84-93, May 2004.
26. Y. Zhu and F. Mueller. Feedback edf scheduling exploiting hardware-assisted asynchronous dynamic voltage scaling. In ACM SIGPLAN Conference on Language, Compiler, and Tool Support for Embedded Systems, pages 203-212, June 2005.