Efficient self-timed interfaces for crossing clock domains

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2003, Pages 78-88

  Chakraborty, Ajanta ^a   Greenstreet, Mark R ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS METHODS; CHIP DESIGN; CLOCK DOMAINS; CLOCK SKEWS; INTEGRATION DENSITY; LARGE CHIPS; MULTIPLE CLOCK DOMAINS; SELF-TIMED; SENDER AND RECEIVERS; SIMPLE++;

CLOCKS;

EID: 77957963953     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2003.1199168     Document Type: Conference Paper

References (36)

1. K. Bernstein, K. M. Carrig, et al. High Speed CMOS Design Styles. Kluwer, 1999.
2. K. A. Bowman, S. G. Duvall, and J. D. Meindl. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. of Solid-State Circuits, 37(2): 183-190, Feb. 2002.
3. A. Chakraborty and M. R. Greenstreet. A minimalist source-synchronous interface. In Proc. of the 15th IEEE ASIC/SOC Conf., pages 443-447, Sept. 2002.
4. T. Chaney and C. Molnar. Anomalous behavior of synchronizer and arbiter circuits. IEEE Trans. on Computers, C-22(4):421-422, Apr. 1973.
5. D. M. Chapiro. Globally-Asynchronous, Locally-Synchronous Systems. PhD thesis, Dept. of Computer Science, Stanford University, Oct. 1984. Tech. Report STAN-CS-84-1026.
6. T. I. Chappell, B. A. Chappell. et al. A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture. IEEE J. of Solid-State Circuits, 26(11):1577-1585, Nov. 1991.
7. T. Chelcea and S. M. Nowick. Robust interfaces for mixed-timing systems with application to latency-insensitive protocols. In Proc. of the 38th ACM/IEEE Design Automation Conf., pages 21-26, June 2001.
8. B. Davari. CMOS technology: Present and future. In Proc. of 1999 Symp. on VLSI Circuits, pages 5-10. IEEE, June 1999.
9. L. R. Dennison, W. J. Dally, and D. Xanthopoulos. Low-latency plesiochronous data retiming. In Proc. of the 16th Anniversary Conf. on Advanced Research in VLSI, pages 304-315,1995.
10. S. Furber, D. A. Edwards, and J. D. Garside. AMULET3: a 100 MIPS asynchronous embedded processor. In Proc. of the 2000 Int'l. Conf. on Computer Design, pages 329-334, Sept 2000.
11. S. Geissler, D. Appenzeller, et al. A low-power RISC microprocessor using dual PLLs in a 0.1 3μ SOI technology with copper interconnect and low-k BEOL dielectric. In Proc. of the 2002 Int'l. Solid-State Circuits Conf., pages 148-149, Feb. 2002.
12. M. R. Greenstreet. STARI: A Technique for High-Bandwidth Communication. PhD thesis, Dept. of Computer Science, Princeton University, Jan. 1993.
13. M. R. Greenstreet. Implementing a STARI chip. In Proc. of the 1995 Int'l. Conf. on Computer Design, pages 38-43, Austin, Texas, Oct. 1995.
14. D. Harris and S. Naffziger. Statistical clock skew modeling with data delay variations. IEEE Trans. on VLSI Systems, 9(1):888-898, Dec. 2001.
15. G. Hinton, M. Upton, et al. A 0.18μ CMOS IA-32 processor with a 4-GHz integer execution unit. IEEE J. of Solid-Slate Circuits, 36(11):1617-1627, Nov. 2001. (Pubitemid 33105925)
16. A. Iyer and D. Marculescu. Power-performance evaluation of globally asynchronous, locally synchronous processors. In Proc. of the 29th Int'l. Symp. on Computer Architecture, pages 158-168, June 2002.
17. H. Johnson and M. Graham. High-Speed Digital Design: A Handbook of Black Magic. Prentice Hall, 1993.
18. G. K. Konstadinidis, K. Normoyle, et al. Implementation of a third-generation 1.1-GHz 64-bit microprocessor. IEEE J. of Solid-State Circuits, 37(11):1461-1469, Nov. 2002. (Pubitemid 35432166)
19. G. Kornaros, D. Pnevmatikatos, et al. ATLAS 1: Implmenting a single-chip ATM switch with backpressure. IEEE Micro, 19(1):30-41, Jan/Feb 1999.
20. A. Kowalczyk, V. Adler, et al. The first MAJC microprocessor: A dual CPU system-on-a-chip. IEEE J. of Solid-State Circuits, 36(11):1609-1916, Nov. 2001.
21. N. A. Kurd, J. S. Barkatullah, et al. Multi-GHz clocking scheme for Intel® Pentium® 4 microprocessor. In Proc. of the 2001 Int'l. Solid-State Circuits Conf., pages 404-405, Feb. 2001.
22. A. J. Martin, A. Lines, et al. The design of an asynchronous MIPS R3000 microprocessor. In Proc. of the 17th Conf. on Advanced Research in VLSI, pages 164-181, Sept. 1997.
23. D. G. Messerschmitt. Synchronization in digital system design. IEEE J. on Selected Areas in Communications, 8(8): 1404-1419, Oct. 1990.
24. S. Moore, G. Taylor, et al. Point to point GALS interconnect. In Proc. of the Eigth Int'l. Symp. on Advanced Research in Asynchronous Circuits and Systems, pages 62-68, Apr. 2002.
25. J. Mutterbach, T. Villiger, and W. Fichtner. Practical design of globally-asynchronous, locally-synchronous syterns. In Proc. of the 6th Int'l. Symp. on Advanced Research in Asynchronous Circuits and Systems, pages 52-59, Apr. 2000.
26. K. Olukotun, B. A. Nayfeh, et al. The case for a single-chip multiprocessor. In Proc. of the 7th Int'l. Symp. on Architectural Support for Parallel Languages and Operating Systems, pages 121-132, Oct. 1996.
27. P. J. Restle, T. G. McNamara, et al. A clock distribution network for microprocessors. IEEE J. of Solid-State Circuits, 36(5):792-799, May 2001.
28. P. Riocreux, L. Brackenbury, et al. A low-power self-timed viterbi decoder. In Proc. of the 7th Int'l. Symp. on Advanced Research in Asynchronous Circuits and Systems, pages 15-24,2001.
29. T. Seceleanu, J. Piosila, and P. Liljeberg. On-chip segmented bus: A self-timed approach. In Proc. of the 15th IEEEASIC/SOC Conf., pages 216-220, Sept. 2002.
30. J. N. Seizovic. Pipeline synchronization. In Proc. of the 1st Int'l. Symp. on Advanced Research in Asynchronous Circuits and Systems, pages 87-96. IEEE Computer Society Press, 1994.
31. A. E. Sjogren and C. J. Myers. Interfacing synchronous and asynchronous modules within a high-speed pipeline. IEEE Trans. on VLSI Systems, 8(5):573-583, Oct. 2000.
32. I. Sutherland and S. Fairbanks. GasP: A minimal FIFO control. In Proc. of the 7th Int'l. Symp. on Advanced Research in Asynchronous Circuits and Systems, pages 46-53, Apr. 2001.
33. S. Tarn, S. Rusu, et al. Clock generation and distribution for the first IA-64 microprocessor. IEEE J. of Solid-State Circuits, 35(11): 1545-1552, Nov. 2000. (Pubitemid 32070546)
34. A. J. Winstanley, A. Garivier, and M. R. Greenstreet. An event spacing experiment. In Proc. of the Eigth Int'l. Symp. on Advanced Research in Asynchronous Circuits and Systems, pages 42-51, Manchester, UK, Apr. 2002.
35. E. Yeung and M. A. Horowitz. A 2.4 Gb/s/pin simultaneous bidirectional parallel link with per-pin skew compensation. IEEE J. of Solid-State Circuits, 35(11): 1619-1628, Nov. 2000. (Pubitemid 32070554)
36. K. Y. Yun and R. P. Donohue. Pausible clocking: A first step toward heterogeneous systems. In Proc. of the 1996 Int'l. Conf. on Computer Design, pages 118-123, Oct. 1996.