Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 417-422

  Ganapathy, Shrikanth ^a   Canal, Ramon ^a   Gonzalez, Antonio ^a   Rubio, Antonio ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

REGRESSION ANALYSIS; SPICE; SYSTEMS ANALYSIS; TIMING CIRCUITS; TIMING DEVICES;

CHANGING OPERATING CONDITIONS; CIRCUIT-LEVEL SIMULATION; EFFECT OF TEMPERATURE; ENVIRONMENTAL CONDITIONS; MANUFACTURING PROCESS VARIATIONS; MULTIVARIATE REGRESSION; SPATIOTEMPORAL VARIABILITY; STATISTICAL STATIC TIMING ANALYSES (SSTA);

DELAY CIRCUITS;

EID: 77953097586     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2010.5457167     Document Type: Conference Paper

References (24)

1. Horowitz et al., "How scaling will change processor architecture." ISSCC, 2004.
2. Zeitzoff et al., "A perspective from the 2003 ITRS: MOSFET scaling trends, challenges, and potential solutions." CDM, 2005.
3. Bernstein et al., "High-performance cmos variability in the 65-nm regime and beyond." IBM-JRD, 2006.
4. Stine et al., "Analysis and decomposition of spatial variation in integrated circuit processes and devices." TSM, 1997.
5. Chang et al., "Using a statistical metrology framework to identify random and systematic sources of intra-die ILD thickness variation for CMP processes." IEDM, 1995.
6. Fitzgerald et al., "Analysis of polysilicon critical dimension variation for submicron CMOS processes." MIT, Dept.of ECE, 1994.
7. Yu et al., "Manufacturability evaluation of deep submicron exposure tools using statistical metrology." ISSM, 1995.
8. Chen et al., "Modeling and testing of SRAM for new failure mechanisms due to process variations in nanoscale CMOS." VTS, 2005.
9. J. H. Cha et al., "An extended model for optimal burn-in procedures." TR, 2006.
10. Agarwal et al., "Statistical timing analysis for intra-die process variations with spatial correlations." ICCAD, 2003.
11. Xie et al., "False path aware timing yield estimation under variability." VTS, 2009.
12. Miskov et al., "Process variability-aware transient fault modeling and analysis." ICCAD, 2008.
13. Cline et al., "Transistor-specific delay modeling for ssta." DATE, 2008.
14. Visweswariah et al., "First-order incremental block-based statistical timing analysis." TCAD-ICS, 2006.
15. Kumar et al., "Reversed temperature-dependent propagation delay characteristics in nanometer cmos circuits." TCS, 2006.
16. Sarangi et al., "VARIUS: A model of process variation and resulting timing errors for microarchitects." TSM, 2008.
17. Yingmin et al., "Performance, energy, and thermal considerations for smt and cmp architectures." HPCA, 2005.
18. "Predictive Technology Models, http://www.eas.asu.edu/ ptm."
19. Agarwal et al., "A process-tolerant cache architecture for improved yield in nanoscale technologies." TVLSI, 2005.
20. Liang et al., "Mitigating the impact of process variations on processor register files and execution units." MICRO, 2006.
21. Wilton et al., "CACTI: An enhanced cache access and cycle time model." JSSC, 1996.
22. E. Ç inlar, "Introduction to Stochastic Processes." 1975.
23. W. Zhao and Y. Cao, "Predictive technology model for nano-cmos design exploration." JECTS, 2007.
24. Liu et al., "Leakage power reduction by dual-vth designs under probabilistic analysis of vth variation." ISPLED, 2004.