Investigation of transient fault effects in an asynchronous NoC router

Proceedings of the 18th Euromicro Conference on Parallel, Distributed and Network-Based Processing, PDP 2010

Volumn , Issue , 2010, Pages 540-545

  Yaghini, Pooria M ^a   Eghbal, Ashkan ^a   Pedram, H ^a   Zarandi, H R ^a  

^a AMIRKABIR UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

Asynchronous; Component; Fault tolerance; NoC

Indexed keywords

ASYNCHRONOUS COMPONENTS; ASYNCHRONOUS DESIGN; ASYNCHRONOUS ROUTERS; FAILURE RATE; FAULT INJECTION; FAULT INJECTOR; FAULT MODEL; FAULT-TOLERANT; HANDSHAKING; SIMULATION-BASED; TRANSIENT AND PERMANENT FAULT; TRANSIENT FAULTS; VERILOG;

FAULT TOLERANCE; ROUTERS; TRANSIENTS;

QUALITY ASSURANCE;

EID: 77952665785     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PDP.2010.21     Document Type: Conference Paper

References (17)

1. S. Murali, T. Theocharides, N. Vijaykrishnan, M.J. Irwin, L. Benini, and G.D. Micheli, "Analysis of Error Recovery Schemes for Networks on Chips", IEEE Design & Test of Computers, Volume 22, Issue 5, 2005, pp. 434-442 . (Pubitemid 41522731)
2. A. Acquaviva, and A. Bogliolo, "A Bottom-up Approach to On-Chip Signal Integrity", Lecture Notes in Computer Science, Volume 2799, 2003, pp. 540-549. (Pubitemid 37171589)
3. C. Grecu, L. Anghel, P.P. Pande, A. Ivanov, and R. Saleh, "Essential Fault-Tolerance Metrics for NoC Infrastructures", 13th IEEE International On-Line Testing Symposium, 2007, pp. 37-42.
4. A. Avizienisv, J.C. Laprie, B. Randell, and C. Landwehr, "Basic concepts and Taxonomy of Dependable and Secure Computing", IEEE Transactions on Dependable and Secure Computing, 2004, pp. 11-33. (Pubitemid 40134576)
5. J.F. Chappel, and S.G. Zaky, "EMI Effects and Timing Design for Increased Reliability in Digital Systems," IEEE Transactions on Circuits and System, 1997, pp. 130-142.
6. M. Ali, M. Welzl, and S. Hellebrand, "A Dynamic Routing Mechanism for Network on Chips", Norchip Conference, 2005, pp. 70-73.
7. M. Ali, M. Welzl, S. Hessler, and S. Hellebrand, "An Efficient Fault-Tolerant Mechanism to Deal with Permanent and Transient Failures in a Network on Chip", International Journal of high Performance System Architecture, Vol.1, No.2, 2007, pp. 113-123.
8. A. Shahabi, M. Honarmand, H. Sohofi, and Z. Navabi, "Degradable Mesh-based on-Chip Networks Using Programmable Routing Tables", IEICE Electron. Express, Vol.4, No. 10, 2007, pp. 332-339.
9. P. Rantala, T. Lehtonen, J. Isoaho, and J. Plosila, "Fault-tolerant Routing Approach for Reconfigurable Networks-on-Chips," International Symposium on System-on-Chip, 2006, pp. 1-4.
10. M. Koibuchi, H. Matsutani, H. Amano, and T.M. Pinkston, "A Lightweight Fault-Tolerant Mechanism for Networks-on-Chip", Second ACM/IEEE International Symposium Networks-on-Chip, 2008, pp.13-22.
11. Q. Yu, and P. Ampadu, "Adaptive Error Control for NoC Switch-to-Switch Links in a Variable Noise Environment", 23th IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, 2008, pp. 352-360.
12. A.P. Frantz, M. Cassel, F.L. Kastensmidt, E. Cota, and L. Carro, "Crosstalk and SEU Aware Networks on Chips", IEEE Design and Test of Computers, 2007, pp.340-350.
13. A. Dalirsani, M. Hosseinabady, Z. Navabi, "An Analytical Model for Reliability Evaluation of NoC Architectures", 13th IEEE International On-Line Testing Symposium, 2007, pp. 49-56.
14. A. Seifhashemi, H. Pedram, "Verilog HDL, Powered by PLI: a Suitable Framework for Describing and Modeling Asynchronous Circuits at All Levels of Abstraction", Proceedings of 40th DAC, 2003, pp. 330-333.
15. J. Aidemark, J. Vinter, P. Folkesson, and J. Karlsson, "GOOFI: Generic Object-Oriented Fault Injection Tool", International Conference on Dependable Systems and Networks, 2001, pp. 83-88.
16. H.R. Zarandi, S.G. Miremadi, and A. Ejlali, "Dependability Analysis Using a Fault Injection Tool Based on Synthesizability of HDL Models", Proceedings of the International Symposium on Defect and Fault Tolerance in VLSI Systems, 2003, pp. 485-492.
17. R. C. Baumann, "Soft Errors in Commercial Integrated Circuits", International Journal of High Speed Electronics and Systems, Vol. 14, No. 2, 2004, pp. 299-309.