Dependability analysis using a fault injection tool based on synthesizability of HDL models

Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems

Volumn 2003-January, Issue , 2003, Pages 484-492

  Zarandi, Hamid R ^a   Miremadi, Seyed Ghassem ^a   Ejlali, Alireza ^a  

^a SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

DEFECTS; FAULT TOLERANCE; REDUCED INSTRUCTION SET COMPUTING; SOFTWARE TESTING;

32-BIT PROCESSORS; DEPENDABILITY ANALYSIS; FAULT COVERAGES; FAULT INJECTION; FAULT PROPAGATION; HIGH CAPABILITIES; SYNTHESIZABILITY; TRANSIENT AND PERMANENT FAULT;

COMPUTER HARDWARE DESCRIPTION LANGUAGES;

EID: 84964966055     PISSN: 15505774     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/TSM.2005.1250147     Document Type: Conference Paper

References (28)

1. P. Folkesson, P., S. Svensson, and J. Karlsson, "A comparison of simulation based and scan chain implemented fault injection", in Proc. 28th Int. Symp. On Fault-Tolerant Computing (FTCS 28), pp. 284-293, 1998.
2. J. Karlsson, P. Liden, P. Dahlgern, R. Johansson, and U. Gunneflo, "Using Heavy-Ion Radiation to Validate Fault-Handling Mechanisms", IEEE Micro, 14(1), pp. 8-23, Feb. 1994.
3. G. Miremadi, and J. Torin, "Evaluating Processor-Behavior and Three Error-Detection Mechanisms Using Physical Fault Injection", IEEE Trans. Reliability, Vol. 44, No. 3, pp. 441-453, Sept 1995.
4. H. Madeira, M. Rela, and J. G. Silva, "RIFLE: A General Purpose Pin-Level Fault Injector", in Proc. EDCC-1, Springer LNCS, Vol. 852, 1994.
5. J. Arlat, M. Aguera, L. Amat, Y. Crouzet, J. C. Fabre, J. C. Laprie, E. Martins, and D. Powell, "Fault Injection for Dependability Validation: A Methodology and Some Applications", IEEE Transactions on Software Engineering, February 1990.
6. J. Aidemark, J. Vinter, P. Folkesson, and J. Karlsson, "GOOFI: Generic Object-Oriented Fault Injection Tool", The International Conference on Dependable Systems and Networks, 2001.
7. Z. Segall, D. Vrsalovic, D. Siewiorek, D. Yaskin, J. Kownacki, J. Barton, D. Rancey, A. Robinson, and T. Lin, "FIAT: Fault Injection Based Automated Testing Environment", in Proc. 18th Int. Symp. On Fault-Tolerant Computing (FTCS-18), 1988.
8. J. Carreira, H. Madeira, and J. G. Silva, "Xception: A Technique for the Experimental Evaluation of Dependability in Modern Computers", IEEE Trans, on Software Engineering, vol. 24, pp. 125-136, Feb. 1998.
9. A. Benso, P. Prinetto, M. Rebaudengo, and M. Reorda, "EXFI: A Low-cost Fault Injection System for Embedded Microprocessor-Based Boards", ACM Trans. On Design Automation of Electronic Systems, Vol. 3, No. 4, pp. 626-634, Oct. 1998.
10. M. Rodriquez, A. Albinet, and J. Arlat, "MAFALDA-RT: A Tool for Dependability Assessment of Real-Time Systems", in Proc. Dependable Systems and Networks-DSN 2002, USA, 2002.
11. E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, and J. Karlsson, "Fault Injection into VHDL Models: The MEFISTO Tool", in Proc. 24th Int. Symp. on Fault-Tolerant Computing (FTCS-24), pp. 66-75, June 1994.
12. J. Boue, P. Petillon, and Y. Crouzet, "MEFISTO-L: A VHDL-based fault injection tool for the experimental assessment of fault tolerance", Proc. Fault-Tolerant Computing (FTCS-28), pp. 168-173, 1998.
13. V. Sieh, O. Tschache, and F. Balbach, "VERIFY: evaluation of reliability using VHDL models with embedded fault descriptions", Proc. 27th Int. Symp. on Fault-Tolerant Computing, (FTCS-27), Digest of Papers, June 1997.
14. T. A. Delong, B. W. Johnson, and J. A. Profeta III, "A fault injection technique for VHDL behavioral-level models", IEEE Design Test Comput., pp. 24-33, Winter 1996.
15. K. K Goswami, R. Iyer, and I. Young, "DEPEND: A Simulation-Based Environment for System Level Dependabilty Analysis", IEEE Trans, on Computers, vol. 46, no. 1, pp. 60-74, Jan 1997.
16. J. Mirkowsky et al, "Verilog and VHDL Toturials (EVITA)", http://www.aldec.com, 1998.
17. Model Technology, ModelSim SE/PLUS Reference manual version 5.7b, http://www.model.com, 2003.
18. "IEEE Standard Verilog Language Reference Manual", IEEE Standard 1364, 1995.
19. "IEEE Standard VHDL Language Reference Manual", IEEE Standard 1076, 1993.
20. B. W. Johnson, Design and Analysis of Fault-Tolerant Digital Systems, Addison-Wesley, 1989.
21. P. Dahlgren, and P. Liden, "Efficient Modeling of Switch-Level Networks Containing Undetermined Logic Node States", Proc. IEEE/ACM Int. Conf. on CAD, 1993.
22. R. E. Bryant, "A Switch-Level Model and Simulator for MOS Digital Systems", IEEE Trans. Computers, Vol. C-33, No. 2, Feb. 1984.
23. V. Krishnaswamy, J. Casas, and T. Tetzlaff, "A Switch Level Fault Simulation Environment", DAC 2000, Los Angeles, California, 2000.
24. H. R. Zarandi, G. Miremadi, and A. Ejlali, "SILVER: A Simulation-Based Fault Injection Tool at Switch-Level Using Verilog", in proc. SCIS/ISIS 2002, Tsukuba, Japan, 2002.
25. J. R. Armstrong, F. S. Lam, and P. C. Ward, Test Generation and Fault Simulation for Behavioral Models, in Performance and Fault Modelling with VHDL, ed. J. M. Schoen, pp. 240-303, Englewood Cliffs, Prentice-Hall, 1992.
26. H. Madeira, D. Costa, and M. Vieira, "On the Emulation of Software Faults by Software Fault Injection", IEEE/IFIP International Conference on Dependable Systems and Networks DSN (FTCS-30 e DCCA-8), New York, USA, pp. 417-427, June 2000.
27. P. J. Ashenden, "The VHDL CookBook" University of Adelaide, South Australia, Technical Report, 1990.
28. A. Ejlali, G. Miremadi, H. Zarandi, G. Asadi, and S. Sarmdi, "A Hybrid Fault Injection Approach Based on Simulation and Emulation Co-operation", in Proc. Dependable Systems and Networks-DSN 2003, pp. 479-488, USA, 2003.