Fault-tolerant routing approach for reconfigurable networks-on-chip

2006 International Symposium on System-on-Chip, SOC

Volumn , Issue , 2006, Pages

  Rantala, Pekka ^a   Lehtonen, Teijo ^a,b   Isoaho, Jouni ^a,b   Plosila, Juha ^a,b  

^a UNIVERSITY OF TURKU   (Finland)

^b TURKU CENTRE FOR COMPUTER SCIENCE   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; PHILOSOPHICAL ASPECTS; SWITCHES; TWO DIMENSIONAL;

AUTOMATIC REROUTING; AUTONOMIC ROUTING; COMMUNICATION ROUTES; FAULT-TOLERANT; FAULT-TOLERANT ROUTING; INTERNATIONAL SYMPOSIUM; ON CHIPS; RECONFIGURABLE NETWORKS; RETURN CHANNELS; SINGLE SWITCH; SYSTEM ON CHIPS;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 50049092499     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSOC.2006.321979     Document Type: Conference Paper

References (12)

1. International Technology Roadmap for Semiconductors 2005. (http://public.itrs.net).
2. The ARM AMBA protocol. (http://www.arm.com/products/solutions/ AMBAHomePage.html).
3. Daniel Wiklund, Sumant Sathe, and Dake Liu, Benchmarking of On-Chip Interconnection Networks. The 16th International Conference on Microelectronics, 2004. ICM 2004 Proceedings.
4. L. M. Ni and P. K. McKinley, A survey of wormhole routing techniques in direct networks. IEEE Computer, 26(2):62-76, 1993.
5. W.J. Daily, Performance analysis of k-ary n-cube interconnection networks. IEEE Trans. Computers., Vol. 39, No. 6, June 1990, 775-785.
6. Daniel Wiklund An on-chip network architecture for hard real time systems. Licenciate thesis, Linkping Studies in Science and Technology, Jan. 2003, ISBN 91-7373-577-9.
7. Daniel Wiklund and Dake Liu, SoCBUS: switched network on chip for hard real time embedded systems, in Proc of the International Parallel and Distributed Processing Symposium, 2003.
8. Barry W. Johnson, Design and Analysis of Fault-Tolerant Digital Systems. Addison-Wesley, 1989.
9. Teijo Lehtonen, Juha Plosila and Jouni Isoaho, Fault-tolerance in Nanoscale Circuits. Technical Report, Turku Centre for Computer Science (TUCS), Aug. 2005.
10. H. Zimmermann OSI Reference Model - The ISO Model of Architecture for Open Systems Interconnection. IEEE Transactions on Communication, 28(4):425-432, April, 1980.
11. Handshake Solutions http://www.handshakesolutions.com.
12. Matlab http://www.mathworks.com/