Degradable mesh-based on-chip networks using programmable routing tables

IEICE Electronics Express

Volumn 4, Issue 10, 2007, Pages 332-339

  Shahabi, Ali ^a   Honarmand, Nima ^a   Sohofi, Hassan ^a   Navabi, Zainalabedin ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

Degradability; Network on chip; Programmable routing table

Indexed keywords

EID: 34249746758     PISSN: None     EISSN: 13492543     Source Type: Journal    
DOI: 10.1587/elex.4.332     Document Type: Article

References (9)

1. R. Saleh, S. Wilton, S. Mirabbasi, A. Hu, M. Greenstreet, G. Lemieux, P. P. Pande, C. Grecu, and A. Ivanov, "System-on-Chip: Reuse and Integration," Proc. IEEE, vol. 94, no. 6, pp. 1050-1069, June 2006.
2. L. Benini and G. De Micheli, "Networks on chips: a new SoC paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
3. S. Kumar, A. Jantsch, M. Miliberg, J. Oberg, J.-P. Soininen, M. Forseli, K. Tiensyrja, and A. Hernani, "A Network on Chip Architecture and Design Methodology," in Proc. ISVLSI'02, pp. 117-124, 2002.
4. P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, "Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures," IEEE Trans. Comput., vol. 54, no. 8, pp. 1025-1040, Aug. 2002.
5. R. Marculescu, "Networks-on-Chip: The Quest for On-Chip Fault-Tolerant Communication," in proc. ISVLSI'03, pp. 8-12, Feb. 2003.
6. M. Yang, T. Li, Y. Jiang, arid Y. Yang, "Fault-Tolerant Routing Schemes in RDT(2,2,1)/a-Based Interconnection Network for Networks-on-Chip Designs," in Proc. ISPAN'05, pp. 1-6, Dec. 2005.
7. N. Honarmand, A. Shahabi, H. Sohofi, M. Abbaspour, and Z. Navabi, "High Level Synthesis of Degradable ASICs Using Virtual Binding," VLSI Test Symposium, 2007, in press.
8. C. Grecu, A. Ivanov, R. Saleh, E. S. Sogomonyan, and P. P. Pande, "On-line Fault; Detection and Location for NoC interconnects," in Proc. IOLTS'06, pp. 145-150, 2006.
9. J. Duato, S. Yalamanchili, and L. Ni, Interconnection Networks - An Engineering Approach, Morgan Kaufmann, 2002.