Essential fault-tolerance metrics for NoC infrastructures

Proceedings - IOLTS 2007 13th IEEE International On-Line Testing Symposium

Volumn , Issue , 2007, Pages 37-42

  Grecu, Cristian ^a   Anghel, Lorena ^b   Pandea, Partha P ^c   Ivanov, André ^a   Salen, Resve ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

^b TIMA LABORATORY   (France)

^c WASHINGTON STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHALLENGING TASK; DESIGN ABSTRACTIONS; FAULT TOLERANCES; FAULT-TOLERANT; FAULT-TOLERANT DESIGN; INTERNATIONAL (CO); METRICS (CO); NETWORK ON CHIP COMMUNICATION; ON LINE TESTING; SYSTEM PERFORMANCES; TOP-DOWN;

COMPUTER ARCHITECTURE; ELECTRIC NETWORK TOPOLOGY; FAULT TOLERANCE; NETWORK ARCHITECTURE; QUALITY ASSURANCE; SPECIFICATIONS;

RELIABILITY;

EID: 46749140919     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IOLTS.2007.31     Document Type: Conference Paper

References (18)

1. L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm," IEEE Computer, Jan. 2002, pp. 70-78.
2. P. Pande, C. Grecu, A. Ivanov, R. Saleh, G. De Micheli, "Design, Synthesis and Test of Networks on Chip", IEEE Design and Test of Computers, Vol. 22, No. 5, 2005, pp. 404-413.
3. E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, "QNoC: QoS architecture and design process for Network on Chip", Special issue on Networks on Chip, The Journal of Systems Architecture, Dec. 2003
4. A. Radulescu, J. Dielissen, K. Goossens, E. Rijpkema, P. Wielage, " An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Programming", Proceedings of the IEEE Design, Automation and Test in Europe (DATE), 2004, Vol: 2, pp: 878- 883.
5. D. Bertozzi, L. Benini, G. De Micheli, "Error Control Schemes for On-Chip Communication Links: The Energy-Reliability Tradeoff", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 24, No. 6, June 2005, pp. 818-831.
6. S. R. Sridhara, and N. R. Shanbhag, "Coding for System-on-Chip Networks: A Unified Framework", IEEE Transactions on Very Large Scale Integration (TVLSI) Systems, Vol. 13, No. 6, June 2005, pp. 655-667.
7. M. Lajolo, "Bus guardians: an effective solution for online detection and correction of faults affecting system-on-chip buses", IEEE Transactions on VLSI Systems, Vol. 9, Issue: 6, Dec. 2001, pp: 974-982.
8. D. Bertozzi, L. Benini, G. De Micheli, "Low power error resilient encoding for on-chip data buses", Proceedings of the Design, Automation and Test in Europe Conference (DATE), 4-8 March 2002, pp: 102-109.
9. J. Duato, S. Yalamanchili, L. Ni, Interconnection Networks - An Engineering Approach, Morgan Kaufmann, 2002.
10. T. Dumitras, S. Kerner, and R. Marculescu, "Towards on-chip fault-tolerant communication", in Proceedings of ASP-DAC, Jan. 2003. pp: 225-232.
11. M. Pirretti, G. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, "Fault Tolerant Algorithms for Network-On-Chip Interconnect", Proceedings of IEEE ISVLSI 2004, pp: 46-51.
12. P. P. Pande, A. Ganguly, B. Feero, B. Belzer, C. Grecu, "Design of low power and reliable networks on chip through joint crosstalk avoidance and forward error correction coding", Proceedings of IEEE DFT Symposium, DFT'06, 2006, pp:466-476.
13. S. Murali, T. Theocharides,. N. Vijaykrishnan, M. J. Irwin, L. Benini, G. De Micheli, "Analysis of error recovery schemes for networks on chips", IEEE Design and Test of Computers, Sept.-Oct. 2005, Vol: 22, Issue: 5, pp: 434- 442.
14. C. Grecu, A. Ivanov, R. Saleh, E. S. Sogomonyan, P. P. Pande, "On-line fault detection and location for NoC interconnects," Proceedings of the 12th IEEE International On-Line Testing Symposium (IOLTS'06), 2006, pp. 145-150.
15. International Standards Organization, Open Systems Interconnection (OSI) Standard 35.100, www.iso.org.
16. A. Jantsch and H. Tenhunen, editors, Networks on Chip, Kluwer Academic Publishers, 2003.
17. D. Ferrero, C. Padró, "Connectivity and fault-tolerance of hyperdigraphs", Discrete Applied Mathematics 117 (2002), pp: 15-26.
18. S Manolache, P Eles, Z Peng, "Fault and Energy-Aware Communication Mapping with Guaranteed Latency for Applications Implemented on NoC", Proceedings of Design Automation Conference, DAC 2005, pp: 266 - 269.