ITOP: Integrating timing optimization within placement

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2010, Pages 83-90

  Viswanathan, Natarajan ^a   Nam, Gi Joon ^a   Roy, Jarrod A ^a   Li, Zhuo ^a   Alpert, Charles J ^a   Ramji, Shyam ^b   Chu, Chris ^c  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

^b IBM   (United States)

^c Iowa State University   (United States)

Author keywords

Physical synthesis; Placement; Timing optimization

Indexed keywords

ACCURATE TIMING; CRITICAL STEPS; GLOBAL SCALE; INDUSTRIAL CIRCUITS; NANO-METER-SCALE; PHYSICAL SYNTHESIS; REPOWERING; ROUTABILITY; TIMING DRIVEN PLACEMENT; TIMING MODELS; TIMING OPTIMIZATION; TIMING-DRIVEN; WIRE LENGTH;

DESIGN; LINEAR PROGRAMMING; LINEARIZATION; OPTIMIZATION; PLACERS; SYNTHESIS (CHEMICAL); TIME MEASUREMENT; WIRE;

TIMING CIRCUITS;

EID: 77952271622     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1735023.1735048     Document Type: Conference Paper

References (23)

1. C. J. Alpert, S. Karandikar, Z. Li, G.-J. Nam, S. T. Quay, H. Ren, C. N. Sze, P. G. Villarrubia, and M. Yildiz. Techniques for fast physical synthesis. Proc. IEEE, 95(3):573-599, 2007.
2. W. Chen, C.-T. Hsieh, and M. Pedram. Simultaneous gate sizing and placement. TCAD, 19(2):206-214, 2000.
3. W. Choi and K. Bazargan. Incremental placement for timing optimization. In Proc. ICCAD, pp. 463-466, 2003.
4. A. Chowdhary, K. Rajagopal, S. Venkatesan, T. Cao, V. Tiourin, Y. Perasuram, and B. Halpin. How accurately can we model timing in a placement engine? In Proc. DAC, pp. 801-806, 2005.
5. H. Eisenmann and F. Johannes. Generic global placement and floorplanning. In Proc. DAC, pp. 269-274, 1998.
6. B. Halpin, C. R. Chen, and N. Sehgal. Timing driven placement using physical net constraints. In Proc. DAC, pp. 780-783, 2001.
7. W. Hou, X. Hong,W.Wu, and Y. Cai. A path-based timing-driven quadratic placement algorithm. In Proc. ASPDAC, pp. 745-748, 2003.
8. S. Hur, T. Cao, K. Rajagopal, Y. Perasuram, A. Chowdhary, V. Tiourin, and B. Halpin. Force directed Mongrel with physical net constraints. In Proc. DAC, pp. 214-219, 2003.
9. M. A. B. Jackson and E. S. Kuh. Performance-driven placement of cell based ICs. In Proc. DAC, pp. 370-375, 1989.
10. A. B. Kahng and Q. Wang. An analytical placer for mixed-size placement and timing-driven placement. In Proc. ICCAD, pp. 565-572, 2004.
11. T. Kong. A novel net weighting algorithm for timing-driven placement. In Proc. ICCAD, pp. 172-176, 2002.
12. T. Luo, D. Newmark, and D. Z. Pan. A new LP based incremental timing driven placement for high performance designs. In Proc. DAC, pp. 1115-1120, 2006.
13. M. D. Moffitt, D. A. Papa, Z. Li, and C. J. Alpert. Path smoothing via discrete optimization. In Proc. DAC, pp. 8-13, 2008.
14. D. A. Papa, T. Luo, M. D. Moffitt, C. N. Sze, Z. Li, G.-J. Nam, C. J. Alpert, and I. L. Markov. RUMBLE: An incremental timing-driven physical-synthesis optimization algorithm. TCAD, 27(12):2156-2168, 2008.
15. M. Pan, N. Viswanathan, and C. Chu. An efficient and effective detailed placement algorithm. In Proc. ICCAD, pp. 48-55, 2005.
16. K. Rajagopal, T. Shaked, Y. Perasuram, T. Cao, A. Chowdhary, and B. Halpin. Timing driven force directed placement with physical net constraints. In Proc. ISPD, pp. 60-66, 2003.
17. H. Ren, D. Z. Pan, and D. S. Kung. Sensitivity guided net weighting for placement-driven synthesis. TCAD, 24(5):711-721, 2005.
18. B. M. Riess and G. G. Ettelt. SPEED: Fast and efficient timing driven placement. In Proc. ISCS, pp. 377-380, 1995.
19. L. Trevillyan, D. Kung, R. Puri, L. N. Reddy and M. A. Kazda. An integrated environment for technology closure of deep-submicron IC designs. IDTC, 21(1):14-22, 2004.
20. N. Viswanathan, G.-J. Nam, C. J. Alpert, P. Villarubia, H. Ren, and C. Chu. RQL: Global placement via relaxed quadratic spreading and linearization. In Proc. DAC, pp. 453-458, 2007.
21. N. Viswanathan, M. Pan, and C. Chu. Fastplace 3.0: A fast multilevel quadratic placement algorithm with placement congestion control. In Proc. ASPDAC, pp. 135-140, 2007.
22. Q. B. Wang, J. Lillis, and S. Sanyal. An LP-based methodology for improved timing-driven placement. In Proc. ASPDAC, pp. 18-21, 2005.
23. Z. Xiu and R. A. Rutenbar. Timing-driven placement by grid-warping. In Proc. DAC, pp. 585-590, 2005.