A novel net weighting algorithm for timing-driven placement

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 172-176

  Kong, Tim Tianming ^a  

^a Aplus Design Technologies Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COUNTING ALGORITHM; DIRECTED ACYCLIC GRAPH; NET WEIGHTING ALGORITHMS; PATH DELAY REDUCTION; TIMING DRIVEN PLACEMENT;

ALGORITHMS; COMPUTATIONAL COMPLEXITY; CONSTRAINT THEORY; ELECTRONICS PACKAGING; FIELD PROGRAMMABLE GATE ARRAYS; GRAPH THEORY; MATHEMATICAL MODELS; MATHEMATICAL PROGRAMMING; RESPONSE TIME (COMPUTER SYSTEMS);

INTEGRATED CIRCUIT LAYOUT;

EID: 0036907067     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774597     Document Type: Conference Paper

References (13)

1. A. Marquardt, V. Betz, and J. Rose, "Timing-driven placement for FPGAs," in ACM Symposium on FPGAs, pp. 203-213, 2000.
2. T. Hamada, C. K. Cheng, and P. M. Chau, "Prime: a timing-driven placement tool using a piecewise linear resistive network approach," in Proc. ACM/IEEE Design Automation Conference, pp. 531-536, 1993.
3. A. Srinivasan, K. Chaudhary, and E. S. Kuh, "RITUAL: Performance driven placement algorithm for small cell ICs," in IEEE/ACM International Conference on Computer-Aided Design, pp. 48-51, 1991.
4. M. Jackson and E. S. Kuh, "Performance-driven placement of cell based IC's," in Proc. ACM/IEEE Design Automation Conference, pp. 370-375, 1989.
5. T. Gao, P. M. Vaidya, and C. L. Liu, "A performance driven macro-cell placement algorithm," in Proc. ACM/IEEE Design Automation Conference, pp. 147-152, 1992.
6. M. Burstein and M. N. Youssef, "Timing influenced layout design," in Proc. ACM/IEEE Design Automation Conference, pp. 124-130, 1985.
7. M. Marek-Sadowska and S. P. Lin, "Timing driven placement," in IEEE/ACM International Conference on Computer-Aided Design, pp. 94-97, 1989.
8. B. M. Riess and G. G. Ettelt, "Speed: fast and efficient timing driven placement," in International Symposium on Circuits and Systems, pp. 377-380, 1995.
9. R. S. Tsay and J. Koehl, "An analytic net weighting approach for performance optimization in circuit placement," in Proc. ACM/IEEE Design Automation Conference, pp. 620-625, 1991.
10. H. Eisenmann and F. M. Johannes, "Generic global placement and floorplanning," in Proc. ACM/IEEE Design Automation Conference, pp. 269-274, 1998.
11. A. Marquardt, V. Betz, and J. Rose, "Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density," in ACM Symposium on FPGAs, pp. 37-46, 1999.
12. M. Senn, U. Seidl, and F. Johannes, "High quality deterministic timing driven FPGA placement," in ACM Symposium on FPGAs, 2002.
13. http://www.eecg.toronto.edu/~vaughn/challenge/challenge.html, "The FPGA place-and-route challenge."