Timing-driven placement by grid-warping

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 585-590

  Xiu, Zhong ^a   Rutenbar, Rob A ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Algorithms; Placement

Indexed keywords

MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; OPTIMIZATION;

GRID-WARPING; PLACEMENT; TIME-DRIVEN PLACEMENT;

AUTOMATION;

EID: 27944435301     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1065579.1065732     Document Type: Conference Paper

References (23)

1. S. Kirkpatrick, C. D. Gelatt Jr., and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, 13 May 1983.
2. R. S. Tsay, E. Kuh, C. P Hsu, "PROUD: A sea-of-gates placement algorithm," IEEE Design & Test of Computers, vol.5, Dec. 1988.
3. Kleinhans, G. Sigl, F. Johannes, and K. Antreich, "Gordian: VLSI placement by quadratic programming and slicing optimization," IEEE Trans. CAD, vol. 10, no.3, March 1991.
4. K. Doll, F. M. Johannes, K. J. Antreich, "Iterative placement improvement by network flow methods," Proc. IEEE Trans. CAD, vol. 13, no. 10, Oct 1994.
5. H. Eisenmann, F. M. Johannes, "Generic global placement and floor-planning," Proc ACM/IEEE DAC, June 1998.
6. J. Vygen, "Algorithms for large-scale flat placement," Proc ACM/IEEE DAC, June 1997.
7. G. Karypis, R. Agarwal, V. Kumar, S. Shekhar, "Multilevel hypergraph partitioning: Applications in VLSI design," Proc ACM/IEEE DAC, June 1997.
8. T. F. Chan, J. Cong, T. Kong, J. R. Shinner, "Multilevel optimization for large-scale circuit placement.," Proc. ACM/IEEE ICCAD, Nov. 2000.
9. T. F. Chan, J. Cong, T. Kong, J. R. Shinner, K. Sze, "An enhanced multilevel algorithm for circuit placement," Proc. ACM/IEEE ICCAD, Nov. 2003
10. G. Sigl, K. Doll, F. M. Johannes, "Analytical placement: A linear or a quadratic objective function?" Proc. ACM/IEEE DAC, June 1991.
11. A. Caldwell, A. Kahng, I. Markov, "Can recursive bisection alone produce routable placements?" Proc. ACM/IEEE DAC, June 2000.
12. C. Chang, J. Cong, M. Xie, "Optimality and scalability study of existing placement algorithms," Proc. ASP-DAC, 2003.
13. N. Viswanathan, C. C.-N. Chu, "FastPlace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model," Proc. ACM ISPD, April 2004.
14. Z. Xiu, J. D. Ma, S. M. Fowler, R. A. Rutenbar, "Large-scale placement by grid-warping," Proc. ACM/IEEE DAC, June 2004.
15. P. Villarrubia, "Important considerations for modern VLSI chips," Proc. ACM ISPD, April 2003.
16. C. J. Alpert, "The ISPD98 circuit benchmark suite," Proc. ACM ISPD, April 1998.
17. M. Wang, X. Yang, M. Sarrafzadeh, "Dragon 2000: Fast standard-cell placement for large circuits," Proc. ACM/IEEE ICCAD, Nov. 2000.
18. S. Ou, M. Pedram, "Timing-driven placement based on partitioning with dynamic cut-net control," Proc. ACM/IEEE DAC, June 2000.
19. K. Rajagopal, T. Shaked, Y. Parasuram, T. Cao, A. Chowdhary, B. Halpin, "Timing driven force directed placement with physical net constraints," Proc. ACM ISPD, April 2003.
20. H. Ren, D. Z. Pan, D. S. Kung, "Sensitivity guided net weighting for placement driven synthesis," Proc. ACM ISPD, April 2004.
21. http://openeda.si2.org/.
22. Z. Xiu, D. A. Papa, P. Chong, C. Albrecht, A. Kuehlmann, R. A. Rutenbar, I. L. Markov, "Early research experience with OpenAcess Gear: an open source development environment for physical design" Proc. ACM ISPD, April 2005.
23. OA Gear homepage: http://openedatools.si2.org/oagear/.