A new LP based incremental timing driven placement for high performance designs

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 1115-1120

  Luo, Tao ^a   Newmark, David ^b   Pan, David Z ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b ADVANCED MICRO DEVICES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; LINEAR PROGRAMMING; MICROPROCESSOR CHIPS; NETWORKS (CIRCUITS); SENSITIVITY ANALYSIS;

CRITICALITY AD JACENCY NETWORK; HAND TUNED CIRCUITS; HIGH PERFORMANCE DESIGNS; TIMING DRIVEN PLACEMENT;

AUTOMATION;

EID: 34547154837     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1147190     Document Type: Conference Paper

References (23)

1. D. G. Chinnery and K. Keutzer, "Closing the gap between asic and custom: an asic perspective," in Proc. Design Automation Conf., pp. 637-642, 2000.
2. M. Burstein and M. N. Youssef, "Timing influenced layout design," in Proc. Design Automation Conf., pp. 124-130, 1985.
3. W. E. Donath, R. J. Norman, B. K. Agrawal, S. E. Bello, S. Y. Han, J. M. Kurtzberg, P. Lowy, and R. I. McMillan, "Timing driven placement using complete path delays," in Proc. Design Automation Conf., pp. 84-89, 1990.
4. A. Srinivasan, K. Chaudhary, and E. S. Kuh, "Ritual: A performance driven placement algorithm for small cell ICs," in Proc. Int. Conf. on Computer Aided Design, pp. 48-51, 1991.
5. Y.-C. Ju and R. A. Saleh, "Incremental techniques for the identification of statically sensitizable critical paths," in Proc. Design Automation Conf., pp. 541-546, 1991.
6. W. Swartz and C. Sechen, "Timing driven placement for large standard cell circuits," in Proc. Design Automation Conf., pp. 211-215, 1995.
7. A. B. Kahng, S. Mantik, and I. L. Markov, "Min-max placement for large-scale timing optimization," in Proc. Int. Symp. on Physical Design, pp. 143-148, 2002.
8. A. Chowdhary, K. Rajagopal, S. Venkatesan, T. Cao, V. Tiourin, Y. Parasuram, and B. Halpin, "How accurately can we model timing in a placement engine?," in Proc. Design Automation Conf., pp. 801-806, 2005.
9. M. Marek-Sadowska and S. Lin, "Timing driven placement.," pp. 94-97, 1989.
10. H. Eisenmann and F. M. Johannes, "Generic global placement and floorplanning," in Proc. Design Automation Conf., pp. 269-274, 1998.
11. B. Halpin, C. Y. R. Chen, and N. Sehgal, "A sensitivity based placer for standard cells," in Proc. of Great Lakes symp. on VLSI, pp. 193-196, 2000.
12. C. Chen, X. Yang, and M. Sarrafzadeh, "Potential slack: an effective metric of combinational circuit performance," in Proc. Int. Conf. on Computer Aided Design, pp. 198-201, 2000.
13. B. Halpin, C. Y. R. Chen, and N. Sehgal, "Timing driven placement using physical net constraints," in Proc. Design Automation Conf., pp. 780-783, 2001.
14. T. T. Kong, "A novel net weighting algorithm for timing-driven placement," in Proc. Int. Conf. on Computer Aided Design, pp. 172-176, 2002.
15. W. Choi and K. Bazargan, "Incremental placement for timing optimization," in Proc. Int. Conf. on Computer Aided Design, p. 463, 2003.
16. H. Ren, D. Z. Pan, and D. S. Kung, "Sensitivity guided net weighting for placement driven synthesis.," in Proc. Int. Symp. on Physical Design, pp. 10-17, 2004.
17. M. Sarrafzadeh, D. Knol, and G. Tellez, "Unification of budgeting and placement," in Proc. Design Automation Conf., pp. 758-761, 1997.
18. W. C. Elmore, "The transient response of damped linear networks with particular regard to wide-band amplifiers," Journal of Applied Physics, vol. 19, pp. 55-63, Jan. 1948.
19. P. Gopalakrishnan, A. Odabasioglu, L. Pileggi, and S. Raje, "Overcoming wireload model uncertainty during physical design," in Proc. Int. Symp. on Physical Design, pp. 182-189, 2001.
20. H. Ren, D. Z. Pan, C. J. Alpert, and P. Villarrubia, "Diffusion- based placement migration," in Proc. Design Automation Conf., June, 2005.
21. T. Luo, H. Ren, C. J. Alpert, and D. Z. Pan, "Computational geometry based placement migration," in Proc. Int. Conf. on Computer Aided Design, 2005.
22. A. A. Kennings and I. L. Markov, "Analytical minimization of half-perimeter wirelength," in Proc. Asia and South Pacific Design Automation Conf., pp. 179-184, 2000.
23. MOSEK, "http://www.mosek.com," 2005.