Memory system performance of UNIX on CC-NUMA multiprocessors

Proceedings of the 1995 ACM SIGMETRICS Joint International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS 1995/PERFORMANCE 1995

Volumn , Issue , 1995, Pages 1-13

  Chapin, John ^a   Herrod, Stephen A ^a   Rosenblum, Mendel ^a   Gupta, Anoop ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MEMORY ARCHITECTURE; MULTIPROCESSING SYSTEMS; MULTIPROGRAMMING; UNIX;

ARCHITECTURAL CHANGES; CACHE COHERENCE; CACHE CONFIGURATIONS; DEGREE OF CLUSTERING; INSTRUCTION CACHE MISS; MEMORY SYSTEMS; PERFORMANCE DATA; SHARED MEMORY MULTIPROCESSOR;

CACHE MEMORY;

EID: 84981188593     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/223587.223588     Document Type: Conference Paper

References (22)

1. A. Agarwal and M. Huffman. "Blocking: Exploiting Spatial Locality for Trace Compaction. " In Performance Evaluation Review, vol. 18, no. 1, pp. 48-57. May 1990.
2. A. Agarwal, R. Simoni, J. Hennessy, and M. Horowitz. "An Evaluation of Directory Schemes for Cache Coherence." In Proceedings of the 15th International Symposium on Computer Architecture, pp. 280-289, June 1988.
3. A. Agarwal, R. Sites, and M. Horowitz. "ATUM: A New Technique for Capturing Address Traces Using Microcode." In Proceedings of the 13th International Symposium on Computer Architecture, pp. 119-127, June 1986.
4. A. Borg, R. Kessler, G. Lazana, and D. Wall. "Generation and Analysis of Very Long Address Traces." In Proceedings of the 17th International Symposium on Computer Architecture, pp. 270-279, May 1990.
5. M. Campbell, R. Barton, J. Browning, D. Cervenka, B. Curry, T Davis, T. Edmonds, R. Holt, J. Slice, T. Smith, and R. Wescott. "The Parallelization of UNIX System V Release 4.0." In Proceedings of the Winter 1991 USENIX Conference, pp. 21-25, 1991.
6. D. Chaiken and A. Agarwal. "Software-extended Coherent Shared Memory: Performance and Cost." In Proceedings of the 21st Annual International Symposium on Computer Architecture, pp. 314-324, April 1994.
7. R. Chandra, S. Devine, B. Verghese, A. Gupta, and M. Rosenblum. "Scheduling and Page Migration for Multiprocessor Compute Servers." In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 12-24, October 1994.
8. J. Chen and B. Bershad. "The Impact of Operating System Structure on Memory System Performance." In Proceedings of the 16th International Symposium on Operating System Principles, pp. 120-133, December 1993.
9. Convex Computer Corporation. Convex Exemplar: System Overview. Order No. 080-002293-000, 1994.
10. M. Dubois, J. Skeppstedt, L. Ricciulli, K. Ramamurthy, and P. Stenstrom. "The Detection and Elimination of Useless Misses in Multiprocessors." In Proceedings of the 20th International Symposium on Computer Architecture, pp. 88-97, May 1993.
11. K. Grimsrud, J. Archibald, M. Ripley, K. Flanagan, and B. Nelson. "BACH: A Hardware Monitor for Tracing Microprocessor-based Systems." In Microprocessors and Microsystems, vol. 17, no. 8, pp. 443-459, October 1993.
12. A. Gupta and W. Weber. "Cache Invalidation Patterns in Shared-memory Multiprocessors." In IEEE Transactions on Computers, vol. 41, no. 7, pp. 794-810, July 1992.
13. W. C. Hsieh and WE. Weihl. "Scalable Reader-writer Locks for Parallel Systems." In Proceedings of the 6th International Parallel Processing Symposium, pp. 656-659, 1992.
14. N. P. Jouppi. "Improving Direct-mapped Cache Performance by the Addition of a Small Fully-associative Cache and Prefetch Buffers." In Proceedings of the 17th Annual International Symposium on Computer Architecture, pp. 364-373, May 1990.
15. J. Kuskin, D. Ofelt, M. Heinrich, J. Heinlein, R. Simoni, K. Gharachorloo, J. Chapin, D. Nakahira, J. Baxter, M. Horowitz, A. Gupta, M. Rosenblum, and J. Hennessy. "The Stanford FLASH multiprocessor." In Proceedings of the 21st International Symposium on Computer Architecture, pp. 302-313, April 1994.
16. D. Lenoski, J. Laudon, T. Joe, D. Nakahira, L. Stevens, A. Gupta, and J. Hennessy. " The DASH Prototype: Logic Overhead and Performance." In IEEE Transactions on Parallel and Distributed Systems, pp. 41-61, January 1993.
17. D. Lenoski, J. Laudon, K. Gharachorloo, WD. Weber, A. Gupta, J. Hennessy, M. Horowitz, and M. Lam. "The Stanford DASH Multiprocessor." In IEEE Computer, pp. 63-79, March 1992.
18. J. Mogul and A. Borg. "The Effect of Context Switches on Cache Performance." In Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 75-84, April 1991.
19. D. Nagle, R. Uhlig, and T. Mudge. "Monster: a Tool for Analyzing the Interaction Between Operating Systems and Computer Architectures." Technical Report CSE-TR-147-92, University of Michigan, 1992.
20. S. K. Reinhardt, J. Larus, and D. Wood. "Tempest and Typhoon: User-level Shared Memory." In Proceedings of the 21st Annual International Symposium on Computer Architecture, pp. 325-336, April 1994.
21. A. Singhal and A. Goldberg. "Architectural Support for Performance Tuning: A Case Study on the SPARCcenter 2000." In Proceedings of the 21st International Symposium on Computer Architecture, pp. 48-59, October 1994.
22. J. Torrellas, A. Gupta, and J. Hennessy. "Characterizing the Cache Performance and Synchronization Behavior of a Multiprocessor Operating System." In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 162-174, October 1992.