Evaluation of the Memory Page Migration Influence in the System Performance: The Case of the SGI O2000

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2003, Pages 121-129

  Corbalan, Julita ^a   Martorell, Xavier ^a   Labarta, Jesus ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Memory page migrations; Operating systems; Performance evaluation; Scheduling algorithms

Indexed keywords

MEMORY PAGE MIGRATIONS; PEFORMANCE EVALUATION; SCHEDULING ALGORITHMS;

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; MULTIPROGRAMMING; MULTITASKING; PARALLEL PROCESSING SYSTEMS; RANDOM PROCESSES; ROBUSTNESS (CONTROL SYSTEMS); ROM; SCHEDULING; SYNCHRONIZATION; VIRTUAL STORAGE;

MULTIPROCESSING SYSTEMS;

EID: 1142293066     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. D. Bailey, T. Harris, W. Saphir, R. Wijngaart, A. Woo and M. Yarrow, "The NAS Parallel Benchmarks 2.0", Technical Report NAS-95-020, NASA, December 1995.
2. T. Brecht, "On the Importance of Parallel Application Placement in NUMA Multiprocessors", Proceedings of the Symposium Experiences with Distributed and Multiprocessor Systems (SEDMS IV), San Diego, CA, September 1993.
3. R. Chandra, S. Devine, B. Verghese, A. Gupta, M. Rosenblum, "Scheduling and Page Migration for Multiprocessor Compute Servers", Proceedings of Sixth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), October 1994.
4. J. Corbalán, X. Martorell, J. Labarta, "Performance-Driven Processor Allocation", Proc. of the 4th Operating System Design and Implementation (OSDI 2000), pp. 59-71, San Diego, California, USA, October 2000.
5. Julita Corbalán, "Coordinated Scheduling and Dynamic Performance Analysis in Multiprocessor Systems", Ph.D. Thesis, Universitat Politecnica de Catalunya, 2002, http://people.ac.upc.es/juli/thesis.pdf.
6. D. Jiang and J.P. Singh, "Scaling Application Performance on a Cache-Coherent Multiprocessor", Proceedings of the 26th International Symposium on Computer Architecture, pp. 305-316, Atlanta, USA, 1999.
7. H. Jin, M. Frumkin, J. Yan. The OpenMP Implementation of NAS Parallel Benchmarks and Its Performance. Technical Report: NAS-99-011, 1999.
8. J. Laudon and D. Lenoski, The SGI Origin: A ccNUMA Highly Scalable Server, Proc. of the 24th Int. Symp. on Computer Architecture, pp. 241-251, 1997.
9. M. Marchetti, L. Kontothanassis, R. Bianchini, and M. L. Scott, "Using Simple Page Placement Policies to Reduce the Cost of Cache Fills in Coherent Shared-Memory Systems", Proceedings of the 9th International Parallel Processing Symposium, pp. 480-485, Santa Barbara, CA, April 1995.
10. Xavier Martorell, "Dynamic Scheduling of Parallel Applications on Shared-Memory Multiprocessors", Ph.D. thesis, Universität Politecnica de Catalunya, 1999, http://www.ac.upc.es/homes/xavim/dynsched.pdf.
11. C. McCann, R. Vaswani, J. Zahorjan, "A Dynamic Processor Allocation Policy for Multiprogrammed Shared-Memory Multiprocessors", ACM Transactions on Computer Systems, 11(2), pp. 146-178, May 1993
12. NANOS ESPRIT Project (E-21907), http://www.ac.upc.es/nanos
13. D.S. Nikolopoulos, T.S. Papatheodorou, C.D. Polychronopoulos, J. Labarta and Eduard Ayguadé, "User-Level Dynamic Page Migration for Multiprogrammed Shared-Memory Multiprocessors", Proceedings of the 30th Anuual International Conference on Parallel Processing (ICPP '00), pp. 95-103, Vancouver (Canada), August 2000.
14. OpenMP Organization. OpenMP Fortran Application Interface, v. 2.0, http://www.openmp.org, June 2000.
15. Silicon Graphics, Inc. IRIX6.S Online Manual Pages, cpuset, miser_cpus(4), miser(1,4,5) - define and manage set of CPUs and Miser resource manager, 2000.
16. Silicon Graphics, Inc. IRIX6.5 Online Manual Pages, mld(3), mldset(3) and mmci(5) - memory locality domain operations and memory management control interface, 2000.
17. Silicon Graphics, Inc. Origin2000 and Onyx2 Performance Tuning and Optimization Guide, Document number 007-3430-002, http://techpubs.sgi.com, 2000.
18. Standard Performance Evaluation Corporation. SPEC CPU95 Benchmarks. Available at http://www.spec.org/osg/cpu95, 1995.
19. "The Standard Workload Format", http://www.cs.huji.ac.il/labs/parallel/workload/swf.html