Online performance analysis by statistical sampling of microprocessor performance counters

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2005, Pages 101-110

  Azimi, Reza ^a   Stumm, Michael ^a   Wisniewski, Robert W ^b  

^a UNIVERSITY OF TORONTO   (Canada)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA MINING; MICROPROCESSOR CHIPS; OPTIMIZATION; PERFORMANCE; REAL TIME SYSTEMS; STATISTICAL METHODS;

HARDWARE PERFORMANCE COUNTERS (HPCS); ONLINE PERFORMANCE ANALYSIS; REAL-TIME OPTIMIZERS; SUPERSCALAR MICRO-PROCESSOR;

ONLINE SYSTEMS;

EID: 32844456410     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1088149.1088163     Document Type: Conference Paper

References (30)

1. D. H. Ahn and J. S. Vetter. Scalable analysis techniques for microprocessor performance counter metrics. In Proc. of Conference on Supercomputing, Baltimore, Maryland, Nov. 2002.
2. AMD. Athlon Processor X86 code optimization guide. http://www.amd.com/ usen/assets/ content_type/white-papers-and_tech_docs/22007.pdf.
3. J. Anderson, L. Berc, J. Dean, S. Ghemawat, M. Henzinger, S. Leung, D. Sites, M. Vandervoorde, C. Waldspurger, and W. Weihl. Continuous profiling: Where have all the cycles gone? In Proc. of the 16th ACM Symposium of Operating Systems Principles (SOSP), pages 1-14, Oct. 1997.
4. Apple Computer Inc. Computer Hardware Understanding Development (CHUD) tools, http://developer.apple.com/tools/performance/.
5. T. M. Cover and J. A. Thomas. Elements of Information Theory. John Wiley & Sons, Inc., 2003.
6. J. Dean, J. E. Hicks, C. A. Waldspurger, W. E. Weihl, and G. Z. Chrysos. ProfileMe: Hardware support for instruction-level profiling on out-of-order processors. In Proc. of the 30th Intl. Symposium on Microarchitecture (MICRO), pages 292-302, Dec. 1997.
7. J. Dongarra, K. London, S. Moore, P. Mucci, D. Terpstra, H. You, and M. Zhou. Experiences and lessons learned with a portable interface to hardware performance counters. In Proc. of Workshop Parallel and Distributed Systems: Testing and Debugging (PATDAT), joint with the 19th Intl. Parallel and Distributed Processing Symposium (IPDPS), Niece, France, Apr. 2003.
8. E. Duesterwald, C. Cascaval, and S. Dwarkadas. Characterizing and predictingprogram behavior and its variability. In Proc. of 12th Intl. Conference on Parallel Architecture and Compiliation Techniques (PACT), Dec. 2003.
9. B. A. Fields, R. Bodik, M. D. Hill, and C. J. Newburn. Slack: Maximizing performance under technological constraints. In Proc. of the 30th Intl. Symposium on Computer Architecture (ISCA), San Diego, CA, June 2003.
10. B. A. Fields, R. Bodik, M. D. Hill, and C. J. Newburn. Using interaction costs for microarchitectural bottleneck analysis. In Proc. of the 36th Intl. Symposium on Microarchitecture (MICRO), San Diego, CA, Dec. 2003.
11. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Los Altos, CA, 2003.
12. IBM Corporation. K42 research Operating System. http://www.research.ibm. com/k42.
13. IBM Corporation. The POWER4 processor introduction and tuning guide. http:/lwww.redbooks.ibm.com/pubs/pdfs/redbooks/sg247041.pdf.
14. IBM Corporation. PowerPC970: First in a new family of 64-bit high performance PowerPC processors, http://www-3.ibm.com/chips/techlib/ techlib.nsf/producs/PowerPC_370_and_370FX_Microprocessors.
15. Intel Corporation. Intel Itanium 2 reference manual for software development and optimization. http://www.intel.com/design/itanium2/ manuals/251110.htm.
16. Intel Corporation. VTune performance analyzers. http://www.intel.com/ software/products/vtune.
17. T. Karkhanis and J. E. Smith. Modeling superscalar processors. In Proc. of the 31th Intl. Symposium on Computer Architecture (ISCA), Munchen, Germany, June 2004.
18. G. Lemieux. Hardware performance monitoring in multiprocessors. Master's thesis, University of Toronto, 1996.
19. M. Maxwell, P. Teller, L. Salayandia, and S. Moore. Accuracy of performance monitoring hardware. In Proc. of the Los Alamos Computer Science Institute Symposium (LACSI), Santa Fe, NM, Oct. 2002.
20. J. M. May. MPX: Software for multiplexing hardware performance counters in multithreaded systems. In Proc. of the Intl. Parallel and Distributed Processing Symposium (IPDPS), San Francisco, CA, Apr. 2001.
21. S. Nassbaum and J. E. Smith. Modeling superscalar processor via statistical simulation. In Proc. of the 10th Intl. Conference on Parallel Architecture and Compilation Techniques (PACT), pages 15-24, Sep. 2001.
22. PCL. The Performance Counter Library: A common interface to access hardware performance counters on microprocessors. http://www.fz-juelich.de/zam/ PCL/ doc/pcl/pcl.html.
23. T. Sherwood, E. Perlman, G. Hamerly, and B. Caler. Automatically characterizing large scale program behavoir. In Proc. of the Intl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Oct. 2002.
24. B. Sprunt. Pentium 4 performance monitoring features. IEEE Micro, 22(4):72-82, July/Aug. 2002.
25. P. F. Sweeney, M. Hauswirth, B. Cahoon, P. Cheng, A. Diwan, D. Grove, and M. Hind. Using hardware performance monitors to understand the behavior of Java applications. In Proc of 3rd Virtual Machine Research and Technology Symposium (VM), May 2004.
26. E. Tune, D. M. Tullsen, and B. Calder. Quantifying instruction criticality. In Proc. of the 11th Intl. Conference on Parallel Architecture and Compilation Techniques (PACT), Charlottesvill, VA, Sep. 2002.
27. H. J. Wassermann, O. M. Lubeck, Y. Luo, and F. Bassetti. Performance evaluation of the SGI Origin2000: a memory-centric characterization of lanl asci applications. In Proc. of ACM/IEEE Conference on Supercomputing (SC), San Jose, CA, Nov. 1997.
28. R. W. Wisniewski and B. Rosenburg. Efficient, unified, and scalable performance monitoring for multiprocessor operating systems. In Proc. of the Supercomputing Conference (SC), Phoenix, AZ, Nov. 2003.
29. R. W. Wisniewski, P. F. Sweeney, K. Sudeep, M. Hauswirth, E. Duesterwald, C. Cascaval, and R. Azimi. Performance and environment monitoring for whole system characterization and optimization. In Proc. of the 2nd IBM Watson Conference on Interaction between Architecture, Circuits, and Compilers (PAC), Yorktown Heights, NY, Oct. 2004.
30. R. E. Wunderlich, T. F. Wenish, B. Falsafi, and J. C. Hoe. SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In Proc. of the 30th Intl. Symposium on Computer Architecture (ISCA), San Diego, CA, June 2003.