Avoiding conflict misses dynamically in large direct-mapped caches

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn Part F129531, Issue , 1994, Pages 158-170

  Bershad, Brian N ^a   Lee, Dennis ^a   Romer, Theodore H ^a   Chen, J Bradley ^b  

^a UNIVERSITY OF WASHINGTON   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE;

CONFLICT MISS; DIRECT MAPPED CACHE; EQUIVALENT SIZE; HARDWARE DEVICES; SET ASSOCIATIVE CACHE; SOFTWARE POLICY; TRACE DRIVEN SIMULATION; VIRTUAL MEMORY SYSTEMS;

BUFFER STORAGE;

EID: 85008925906     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/195473.195527     Document Type: Conference Paper

References (28)

1. [Agarwal & Pudar 93] Agarwal, A. and Pudar, S. D. Column-Associative Caches: A Technique for Reducing the Miss Rate of Direct Mapped Caches. In Proc. 20th Annual International Symposium On Computer Architecture, pages 179-190, May 1993.
2. [Borg et al. 89] Borg, A., Kessler, R., Lazana, G., Wall, D. Long Address Traces From RISC Machines: Generation and Analysis. WRL Research Report 89/14, Digital Equipment Corporation Western Research Laboratory, 1989.
3. [Bray et al. 90] Bray, B. K., Lynch, W. L., Flynn, M. J. Page Allocation to Reduce Access Time of Physical Caches. Technical Report CSL-TR-90-454, Stanford University, 1990.
4. [Chambers 93] Chambers, C. The Cecil Language: Specification and Rationale. Technical Report 93-03-05, University of Washington, March 1993.
5. [Chen & Bershad 93] Chen, J. B. and Bershad, B. N. The Impact of Operating System Structure on Memory System Performance. In Proceedings of the 14th ACM Symposium on Operating System Principles, pages 120-133, December 1993.
6. [Chen 93] Chen, J. B. Software Methods for System Address Tracing. In Proceedings of the 4th Workshop On Workstation Operating Systems, pages 178-185. IEEE Computer Society Press, October 1993.
7. [Custer 93] Custer H. Inside Windows NT. Microsoft Press 1993.
8. [Dig 91] Digital Equipment Corporation. Cord, 1991.
9. [Dig 92] Digital Equipment Corporation. DECchip 21064-AA Microprocessor, Hardware Reference Manual, 1992. Order Number: EC-N0079-72.
10. [Dutton et al. 92] Dutton, T., Eiref, D., Kurth, H., Reisert, J., Stewart, R. The Design of the DEC 3000 AXP Systems, Two High-Performance Workstations. Digital Technical Journal, 4(4):66-81, 1992. Special Issue.
11. [Hill 87] Hill, M. D. Aspects of Cache Memory and Instruction Buffer Performance. PhD dissertation, University of California at Berkeley, Computer Sciences Division, November 1987. Number UCB/CSD 87/381.
12. [Hill 88] Hill, M. D. A Case for Direct-Mapped Caches. IEEE Computer, pages 25-40, December 1988.
13. [Hosking & Moss 93] Hosking, A. L. and Moss, J. E. B. Protection Traps and Alternatives for Memory Management of an Object Oriented Language. In Proceedings of the 14th ACM Symposium on Operating System Principles, pages 106-119, December 1993.
14. [Hwu k. Chang 89] Hwu, W.-m. and Chang, P. Achieving High Instruction Cache Performance with an Optimizing Compiler. In Proceedings of the 16th Annual International Symposium On Computer Architecture, pages 183-191, June 1989.
15. [Jouppi 90] Jouppi, N. P. Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers. In Proceedings of the 17th Annual International Symposium On Computer Architecture, pages 364-373, May 1990.
16. [Kane 88] Kane, G. MIPS RISC Architecture. Prentice-Hall, Englewood Cliffs, NJ 1988.
17. [Kessler fc Hill 92] Kessler R., Hill M. D. Page Placement Algorithms for Large Real-Indexed Caches. ACM Transactions on Computer Systems 10(4)338-359 November 1992.
18. [Kurpanek et al. 94] Kurpanek, G., Chan, K., Zheng, J., DeLano, E., Bryg, W. PA7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface. In Digest of Papers. Spring COMPCON 94, pages 375-382, 1994.
19. [McFarling 89] McFarling, S. Program Optimization for Instruction Caches. In Proceedings of the 3rd International Conference On Architectural Support for Programming Languages and Operating Systems, pages 183-191, April 1989.
20. [Pettis & Hansen 90] Pettis, K. and Hansen, R. Profile Guided Code Positioning. In Proceedings of the Conference On Programming Language Design and Implementation, pages 16-26, June 1990.
21. [Przybylski et al. 88] Przybylski, S. A., Horowitz, M., Hennessy, J. L. Performance Tradeoffs in Cache Design. In Proceedings of the 15th Annual International Symposium on Computer Architecture, pages 290-298. IEEE, May 1988.
22. [Smith 82] Smith A. J. Cache Memories. A CM Computer Surveys 14 3 473-530 September 1982.
23. [Taylor et al. 90] Taylor, G., Davies, P., Farmwald, M. The TLB Slice-A Low-cost High-Speed Address Translation Mechanisms. In Proceedings of the 17th Annual International Symposium On Computer Architecture, pages 355-363, May 1990.
24. [ULT 89] ULTRIX Documentation Group, Digital Equipment Corporation. ULTRIX Documentation Overview for RISC Processors, 1989. Order number AA-NE13A-TE.
25. [Wahbe et al. 93] Wahbe, R., Lucco, S., Anderson, T. E., Graham, S. L. Efficient Software-Based Fault Isolation. In Proceedings of the 14th ACM Symposium on Operating System Principles, pages 203-216, December 1993.
26. [Wall 92] Wall, D. W. Systems for Late Code Modification, pages 275-293. Springer-Verlag, 1992.
27. [Wheeler & Bershad 92] Wheeler, B. and Bershad, B. N. Consistency Management for Virtually Indexed Caches. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V), pages 124-136, October 1992.
28. [Wood 86] Wood, D. A. An In-Cache Address Translation Mechanism. In Proceedings of the 13th Annual Symposium on Computer Architecture, pages 358-365. IEEE Computer Society Press, June 1986.