mSWAT: Low-cost hardware fault detection and diagnosis for multicore systems

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2009, Pages 122-132

  Sastry Hari, Siva Kumar ^a   Li, Man Lap ^a   Ramachandran, Pradeep ^a   Choi, Byn ^a   Adve, Sarita V ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

Architecture; Error detection; Fault injection; Multicore processors

Indexed keywords

COMMODITY SYSTEMS; DATA CORRUPTION; DETECTION AND DIAGNOSIS; DIAGNOSIS ALGORITHMS; FAULT INJECTION; HARDWARE FAULTS; HARDWARE OVERHEADS; HIGH REDUNDANCY; MULTI-CORE PROCESSOR; MULTI-CORE SYSTEMS; MULTI-THREADED APPLICATION; MULTICORE ARCHITECTURES; MULTICORE ENVIRONMENTS; MULTICORE PROCESSORS; MULTITHREADED; MULTITHREADED SOFTWARES; PERMANENT FAULTS; PRIOR KNOWLEDGE; SINGLE-THREADED; SOFTWARE BEHAVIOR; TECHNOLOGY SCALING;

COSTS; ERROR DETECTION; FAILURE ANALYSIS; HARDWARE; LEARNING ALGORITHMS; QUALITY ASSURANCE; SOFTWARE ARCHITECTURE; SOFTWARE RELIABILITY; SOFTWARE TESTING;

FAULT DETECTION;

EID: 76749147937     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1669112.1669129     Document Type: Conference Paper

References (31)

1. D. Bernick et al. NonStop Advanced Architecture. In Proceedings of the International Conference on Dependable Systems and Networks (DSN), 2005.
2. S. Borkar. Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation. IEEE Micro, 25(6), 2005.
3. F. A. Bower, D. Sorin, and S. Ozev. Online Diagnosis of Hard Faults in Microprocessors. ACM Transactions on Architecture and Code Optimization (TACO), 4(2), 2007.
4. M. Dimitrov and H. Zhou. Unified Architectural Support for Soft-Error Protection or Software Bug Detection. In Proceedings of the International Conference on Parallel Archtectures and Compilation Techniques (PACT), 2007.
5. O. Goloubeva, M. Rebaudengo, M. S. Reonda, and M. Violante. Soft-Error Detection Using Control Flow Assertions. In International Symposium on Defect and Fault Tolerance in VLSI Systems, 2003.
6. S. Gupta, S. Feng, A. Ansari, J. Blome, and S. Mahlke. The StageNet Fabric for Constructing Reslilient Multicore Systems. In Proceedings of the International Symposium on Microarchitecture (MICRO), 2008.
7. D. R. Hower and M. D. Hill. Rerun: Exploiting Episodes for Lightweight Memory Race Ordering. In Proceedings of the Interna-tional Symposium on Computer Architecture (ISCA), 2008.
8. M.-L. Li, P. Ramachandran, R. Karpuzcu, S. K. S. Hari, and S. Adve. Accurate Microarchitecture-Level Fault Modeling for Studying Hardware Faults. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), 2009.
9. M.-L. Li, P. Ramachandran, S. K. Sahoo, S. Adve, V. Adve, and Y. Zhou. Trace-Based Microarchitecture-Level Diagnosis of Permanent Hardware Faults. In Proceedings of the International Conference on Dependable Systems and Networks (DSN), 2008.
10. M.-L. Li, P. Ramachandran, S. K. Sahoo, S. Adve, V. Adve, and Y. Zhou. Understanding the Propagation of Hard Errors to Software and Implications for Resilient Systems Design. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2008.
11. X. Li and D. Yeung. Application-level correctness and its impact on fault tolerance. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), 2007.
12. G. Lyle, S. Cheny, K. Pattabiraman, Z. Kalbarczyk, and R. Iyer. An End-to-end Approach for the Automatic Derivation of Application-Aware Error Detectors. In Proceedings of the International Conference on Dependable Systems and Networks (DSN), 2009.
13. C. Mauer, M. Hill, and D. Wood. Full-System Timing-First Simulation. Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, 2002.
14. A. Meixner, M. Bauer, and D. Sorin. Argus: Low-Cost, Comprehensive Error Detection in Simple Cores. In Proceedings of the International Symposium on Microarchitecture (MICRO), 2007.
15. P. Montesinos, L. Ceze, and J. Torellas. DeLorean: Recording and Deterministically Replaying Shared Memory Multiprocessor Execution Efficiently. In Proceedings of the International Symposium on Computer Architecture (ISCA), 2008.
16. J. Nakano, P. Montesinos, K. Gharacorloo, and J. Torrellas. Re-ViveI/O: Efficient Handling of I/O in Highly-Available Rollback-Recovery Servers. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), 2006.
17. N. Nakka, G. P. Saggese, Z. Kalbarczyk, and R. K. Iyer. An Architectural Framework for Detecting Process Hangs/Crashes. In Proceed-ings of European Dependable Computing Conference (EDCC), 2005.
18. S. Narayanasamy, G. Pokam, and B. Calder. BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging. In Proceedings of the International Symposium on Computer Architecture (ISCA), 2005.
19. K. Pattabiraman, G. Saggese, D. Chen, Z. Kalbarczyk, and R. K. Iyer. Dynamic Derivation of Application-Specific Error Detectors and their Implementation in Hardware. In European Dependable Computing Conference, 2006.
20. A. Pellegrini, K. Constantinides, D. Zhang, S. Sudhakar, V. Bertacco, and T. Austin. CrashTest: A Fast High-Fidelity FPGA-based Resiliency Analysis Framework. In IEEE International Conference on Computer Design, September 2008.
21. M. Prvulovic, Z. Zhang, and J. Torrellas. ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multi-processors. In Proceedings of the International Symposium on Computer Architecture (ISCA), 2002.
22. P. Racunas, K. Constantinides, S. Manne, and S. S. Mukherjee. Perturbation-based Fault Screening. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), 2007.
23. S. K. Sahoo, M.-L. Li, P. Ramachandran, S. Adve, V. Adve, and Y. Zhou. Using Likely Program Invariants to Detect Hardware Errors. In Proceedings of the International Conference on Dependable Systems and Networks (DSN), 2008.
24. S. Shyam, K. Constantinides, S. Phadke, V. Bertacco, and T. Austin. Ultra Low-Cost Defect Protection for Microprocessor Pipelines. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2006.
25. D. J. Sorin, M. M. K. Martin, M. D. Hill, and D. A. Wood. SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery. In Proceedings of the International Symposium on Computer Architecture (ISCA), 2002.
26. L. Spainhower et al. IBM S/390 Parallel Enterprise Server G5 Fault Tolerance: A Historical Perspective. In IBM Journal of R&D, September/ November 1999.
27. J. Srinivasan, S. Adve, P. Bose, and J. A. Rivers. Exploiting Structural Duplication for Lifetime Reliability Enhancement. In Proceedings of the International Symposium on Computer Architecture (ISCA), 2005.
28. R. Venkatasubramanian, J. Hayes, and B. Murray. Low-Cost On-Line Fault Detection Using Control Flow Assertions. In Proceedings of the International Online Test Symposium, 2003.
29. Virtutech. Simics Full System Simulator. Website, 2006. http://www.simics.net.
30. N.Wang and S. Patel. ReStore: Symptom-Based Soft Error Detection in Microprocessors. IEEE Transactions on Dependable and Secure Computing, 3(3), July-Sept 2006.
31. M. Xu, R. Bodik, and M. Hill. A "Flight Data Recorder" for Enabling Full-system Multiprocessor Deterministic Replay. In Proceedings of the International Symposium on Computer Architecture (ISCA), 2003.