Rerun: Exploiting episodes for lightweight memory race recording

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2008, Pages 265-276

  Hower, Derek R ^a   Hill, Mark D ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONVENTIONAL WISDOM; HARDWARE SUPPORTS; INTERNATIONAL SYMPOSIUM; MEMORY ACCESSES; MULTI CORES; NON-DETERMINISM; RACE RECORDING; RECORD INFORMATION; UNIPROCESSOR;

COMPUTER SCIENCE; COMPUTER SYSTEMS; COMPUTERS; FAULT DETECTION; FAULT TOLERANCE; INTRUSION DETECTION; MULTIPROCESSING SYSTEMS; OIL WELL LOGGING; QUALITY ASSURANCE; RELIABILITY;

COMPUTER ARCHITECTURE;

EID: 52649164239     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2008.26     Document Type: Conference Paper

References (42)

1. A. R. Alameldeen, C. J. Mauer, M. Xu, P. J. Harper, M. M. K. Martin, D. J. Sorin, M. D. Hill, and D. A. Wood. Evaluating Non-deterministic Multi-threaded Commercial Workloads. In Proc. 5th Workshop on Computer Architecture Evaluation Using Commercial Workloads, pages 30-38, Feb. 2002.
2. D. F. Bacon and S. C. Goldstein. Hardware-Assisted Replay of Multiprocessor Programs. Proceedings of the ACM/ONR Workshop on Parallel and Distributed Debugging, published in ACM SIGPLAN Notices, pages 194-206, 1991.
3. T. C. Bressoud and F. B. Schneider. Hypervisor-based Fault Tolerance. In SOSP '95; Proceedings of the fifteenth ACM symposium on Operating Systems Principles, 1995.
4. J. L. Carter and M. N. Wegman. Universal Classes of Hash Functions (extended abstract). In Proceedings of the 9th Annual ACM Symposium on Theory of Computing, pages 106-112, 1977.
5. L. Ceze, J. Tuck, C. Cascaval, and J. Torrellas. Bulk Disambiguation of Speculative Threads in Multiprocessors. In Proc. of the 33nd Annual Intnl. Symp. on Computer Architecture, June 2006.
6. L. Ceze, J. Tuck, P. Montesinos, and J. Torrellas. BulkSC: Bulk Enforcement of Sequential Consistency. In Proc. of the 34th Annual Intnl. Symp. on Computer Architecture, June 2007.
7. G. W. Dunlap, S. T. King, S. Cinar, M. Basrai, and P. M. Chen. ReVirt: Enabling Intrusion Analysis through Virtual-Machine Logging and Replay. In Proc. of the 2002 Symp. on Operating Systems Design and Implementation, pages 211-224, Dec. 2002.
8. G. W. Dunlap, D. Lucchetti, P. M. Chen, and M. Fetterman. Execution Replay on Multiprocessor Virtual Machines. In International Conference on Virtual Execution Environments (VEE), 2008.
9. K. Gharachorloo, A. Gupta, and J. Hennessy. Two Techniques to Enhance the Performance of Memory Consistency Models. In Proceedings of the International Conference on Parallel Processing, volume I, pages 355-364, Aug. 1991.
10. C. Gniady, B. Falsafi, and T. Vijaykumar. Is SC + ILP = RC? In Proc. of the 26th Annual Intnl. Symp. on Computer Architecture, pages 162-171, May 1999.
11. L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional Memory Coherence and Consistency, In Proc. of the 31st Annual Intnl. Symp. on Computer Architecture, June 2004.
12. Intel. Intel 64 Architecture Memory Ordering White Paper. Technical Report SKU 318147-001, Intel Corp., Aug. 2007. http://developer.intel.com/ products/processor/manuals/318147. pdf.
13. A. Kamil, J. Su, and K. Yelick. Making Sequential Consistency Practical in Titanium. In Proc. of SC2003, pages 15-30, Nov. 2003.
14. C. Kozyrakis and K. Olukotun. ATLAS: A Scalable Emulator for Transactional Parallel Systems. In Workshop on Architecture Research using FPGA Platforms, Feb. 2005.
15. L. Lamport. Time, Clocks and the Ordering of Events in a Distributed System. Communications of the ACM, 21(7):558-565, July 1978.
16. J. R. Lams and R. Rajwar. Transactional Memory. Morgan & Claypool Publishers, 2007.
17. T. J. Leblanc and J. M. Mellor-Crummey. Debugging Parallel Programs with Instant Replay. IEEE Transactions on Computers, C-36(4):471-482, Apr. 1987.
18. L. Levrouw and K. Audenaert. Minimizing the Log Size for Execution Replay of Shared-Memory Programs. In Lecture Notes In Computer Science; Vol. 854, Parallel Processing: CONPAR 94 - VAPP VI, Third Joint International Conference on Vector and Parallel Processing, Linz, Austria, September 6-8, 1994, Proceedings, pages 76-87, 1994.
19. D. Lucchetti, S. K. Reinhardt, and P. M. Chen. ExtraVirt: Detecting and recovering from transient processor faults. In 2005 Symp. on Operating System Principles work-in-progress session, Oct. 2005.
20. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. Computer Architecture News, pages 92-99, Sept. 2005.
21. J. F. Martinez and J. Torrellas. Speculative Synchronization: Applying Thread-Level Speculation to Explicitly Parallel Applications. In Proc. of the 10th Intnl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 18-29, Oct. 2002.
22. A. McDonald, J. Chung, B. Carlstrom, C. C. Minh, H. Chafi, C. Kozyrakis, and K. Olukotun. Architectural Semantics for Practical Transactional Memory. In Proc. of the 33nd Annual Intnl. Symp. on Computer Architecture, June 2006.
23. C. C. Minh, M. Trautmann, J. Chung, A. Mcdonald, N. Branson, J. Casper, C. Kozyrakis, and K. Olukotun. An Effective Hybrid Transactional Memory System, with Strong Isolation Guarantees. In Proc. of the 34th Annual Intnl. Symp. on Computer Architecture, June 2007.
24. M. J. Moravan, J. Bobba, K. E. Moore, L. Yen, M. D. Hill, B. Liblit, M. M. Swift, and D. A. Wood. Supporting Nested Transactional Memory in LogTM. In Proc. of the 12th Intnl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 359-370, Oct. 2006.
25. S. Narayanasamy, C. Pereira, and B. Calder. Recording Shared Memory Dependencies Using Strata. In Proc. of the 12th Intnl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 229-240, Oct. 2006.
26. S. Narayanasamy, G. Pokam, and B. Calder. BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging. In Proc. of the 32nd Annual Intnl. Symp. on Computer Architecture, pages 284-295, June 2005.
27. R. H. B. Netzer. Optimal Tracing and Replay for Debugging Shared-Memory Parallel Programs. In Proc. of the ACM/ONR Workshop on Parallel and Distributed Debugging (PADD), pages 1-11, 1993.
28. J. Oplinger and M. S. Lam. Enhancing Software Reliability with Speculative Threads. In Proc. of the 10th Intnl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 184-196, Oct. 2002.
29. D. A. Patterson, A. Brown, P. Broadwell, G. Candea, M. Chen, J. Cutler, P. Enriquez, A. Fox, E. Kiciman, M. Merzbacher, D. Oppenheimer, and N. Sastry. Recovery-Oriented Computing (ROC): Motivation, Definition, Techniques, and Case Studies. Technical report, UC Berkeley Computer Science Technical Report UCB//CSD-02-1175, Mar. 2002.
30. M. Prvulovic. CORD: Cost-effective (and nearly overhead-free) Order Recording and Data race detection. In Proc. of the 12th IEEE Symp. on High-Performance Computer Architecture, Feb. 2006.
31. M. Prvulovic and J. Torrellas. ReEnact: Using Thread-Level Speculation Mechanisms to Debug Data Races in Multithreaded Codes. In Proc. of the 30th Annual Intnl. Symp. on Computer Architecture, pages 110-121, June 2003.
32. R. Rajwar and J. R. Goodman. Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution. In Proc. of the 34th Annual IEEE/ACM International Symp. on Microarchitecture, Dec. 2001.
33. M. Ramakrishna, E. Fu, and E. Bahcekapili. Efficient Hardware Hashing Functions for High Performance Computers. IEEE Transactions on Computers, 46(12): 1378-1381, 1997.
34. P. Ranganathan, V. S. Pai, and S. V. Adve. Using Speculative Retirement and Larger Instruction Windows to Narrow the Performance Gap between Memory Consistency Models. In Proc. of the 9th ACM Symp. on Parallel Algorithms and Architectures, pages 199-210, June 1997.
35. D. Sanchez, L. Yen, M. D. Hill, and K. Sankaralingam. Implementing Signatures for Transactional Memory. In Proc. of the 40th Annual IEEE/ACM International Symp. on Microarchitecture, Dec. 2007.
36. D. L. Weaver and T. Germond, editors. SPARC Architecture Manual (Version 9). PTR Prentice Hall, 1994.
37. T. F. Wenisch, A. Ailamaki, B. Falsafi, and A. Moshovos. Mechanisms for Store-wait-free Multiprocessors. In Proc. of the 34th Annual Intnl. Symp. on Computer Architecture, June 2007.
38. M. Xu. Race Recording for Multithreaded Deterministic Replay Using Multiprocessor Hardware. PhD thesis, University of Wisconsin, 2006.
39. M. Xu, R. Bodik, and M. D. Hill. A "Flight Data Recorder" for Enabling Full-system Multiprocessor Deterministic Replay. In Proc. of the 30th Annual Intnl. Symp. on Computer Architecture, pages 122-133, June 2003.
40. M. Xu, R. Bodik, and M. D. Hill. A Regulated Transitive Reduction (RTR) for Longer Memory Race Recording. In Proc. of the 12th Intnl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 49-60, Oct. 2006.
41. M. Xu, V. Malyugin, J. Sheldon, G. Venkitachalam, and B. Weissman. ReTrace: Collecting Execution Trace with Virtual Machine Deterministic Replay. In Proceedings of the 3rd Annual Workshop on Modeling, Benchmarking and Simulation, June 2007.
42. L. Yen, J. Bobba, M. R. Marty, K. E. Moore, H. Volos, M. D. Hill, M. M. Swift, and D. A. Wood. LogTM-SE: Decoupling Hardware Transactional Memory from Caches. In Proc. of the 13th IEEE Symp. on High-Performance Computer Architecture, pages 261-272, Feb. 2007.