DeLorean: Recording and deterministically replaying shared-memory multiprocessor execution efficiently

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2008, Pages 289-300

  Montesinos, Pablo ^a   Ceze, Luis ^b   Torrellas, Josep ^a  

^a University of Illinois at Urbana Champaign   (United States)

^b UNIVERSITY OF WASHINGTON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CURRENT SCHEMES; EXECUTION SPEED; INTERNATIONAL SYMPOSIUM; MULTI-THREADED; SEQUENTIAL CONSISTENCY; SHARED MEMORIES; SPECULATIVE MULTI-THREADING; STATE-OF-THE-ART SCHEME; TRANSACTIONAL MEMORIES;

COMPUTER ARCHITECTURE; COMPUTER SCIENCE; COMPUTER SYSTEMS; COMPUTERS; MULTITASKING;

SPEED;

EID: 52649147142     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2008.36     Document Type: Conference Paper

References (16)

1. D. F. Bacon and S. C. Goldstein, "Hardware-Assisted Replay of Multiprocessor Programs," in. Workshop on Parallel and Distributed Debugging, Aug. 1991.
2. L. Ceze, J. M. Tuck, P. Montesinos, and J. Torrellas, "BulkSC: Bulk Enforcement of Sequential Consistency," in Inter. Symp. on Computer Architecture, June 2007.
3. H. Chafi, J. Casper, B. D. Carlstrom, A. McDonald, C. C. Minh, W. Baek, C. Kozyrakis, and K. Olukotun, "A Scalable, Non-Blocking Approach to Transactional Memory," in Inter. Symp. on High Performance Computer Architecture, Feb. 2007.
4. K. Gharachorloo, A. Gupta, and J. Hennessy, "Hiding Memory Latency Using Dynamic Scheduling in Shared-Memory Multiprocessors," in. Inter. Symp. on Computer Architecture, May 1992.
5. L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun, "Transactional Memory Coherence and Consistency," in Inter. Symp. on Computer Architecture, June 2004.
6. S. Narayanasamy, C. Pereira, and B. Calder, "Recording Shared Memory Dependencies Using Strata," in Inter. Conf. on Arch. Support for Prog. Lang, and Oper. Systems, Oct. 2006.
7. S. Narayanasamy, G. Pokam, and B. Calder, "BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging," Inter. Symp. on Computer Architecture, June 2005.
8. R. H. B. Netzer, "Optimal Tracing and Replay for Debugging Shared-Memory Parallel Programs," in Workshop on Parallel and Distributed Debugging, May 1993.
9. M. Prvulovic, Z. Zhang, and J. Torrellas, "ReVive: Cost-effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors," in Inter. Symp. on Computer Architecture, May 2002.
10. P. Ranganathan, V. S. Pai, and S. V. Adve, "Using Speculative Retirement and Larger Instruction Windows to Narrow the Performance Gap Between Memory Consistency Models," in Symp. on Parallel Algorithms and Architectures, June 1997.
11. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos, "SESC Simulator," January 2005. http://sesc.sourceforge.net.
12. D. J. Sorin, M. M. K. Martin, M. D. Hill, and D. A. Wood, "SafetyNet: Improving the Availability of Shared-Memory Multiprocessors with Global Checkpoint/Recovery," in Inter. Symp. on Computer Architecture, May 2002.
13. E. Vallejo, M. Galluzzi, A. Cristal, F. Vallejo, R. Beivide, P. Stenstrom, J. E. Smith, and M. Valero, "Implementing Kilo-Instruction Multiprocessors," in Inter. Conf. on Pervasive Systems, July 2005.
14. T. F. Wenisch, A. Ailamaki, B. Falsafi, and A. Moshovos, "Mechanisms for Store-Wait-Free Multiprocessors," in Inter. Symp. on Computer Architecture, June 2007.
15. M. Xu, R. Bodik, and M. D. Hill, "A "Flight Data Recorder" for Enabling Full-System Multiprocessor Deterministic Replay," in Inter. Symp. on Computer Architecture, June 2003.
16. M. Xu, M. D. Hill, and R. Bodik, "A Regulated Transitive Reduction (RTR) for Longer Memory Race Recording," in Inter. Conf. on Arch. Support for Prog. Lang, and Oper. Systems, Oct. 2006.