A 0.1 mm2, wide bandwidth continuous-time ∑δ ADC based on a time encoding quantizer in 0.13 μm CMOS

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 10, 2009, Pages 2745-2754

  Prefasi, Enrique ^a   Hernandez, Luis ^a   Paton, Susana ^a   Wiesbauer, Andreas ^b   Gaggl, Richard ^b   Pun, Ernesto ^a  

^a UNIVERSIDAD CARLOS III DE MADRID   (Spain)

^b INFINEON TECHNOLOGIES AUSTRIA AG   (Austria)

Author keywords

Analog to digital conversion; Continuous time filters; Low pass filters; Low voltage design; Pulse width modulation; Sigma delta modulation; Time encoding quantizer

Indexed keywords

ACTIVE AREA; CONTINUOUS TIME; CONTINUOUS TIME MODULATORS; CONTINUOUS-TIME FILTERS; DECIMATION FILTER; EFFECTIVE NUMBER OF BITS; ERROR SPECTRUM; FIGURE OF MERIT; LOW-VOLTAGE DESIGN; MULTI-BITS; OPERATING MODES; POWER EFFICIENT; QUANTIZATION ERRORS; QUANTIZERS; SELF-OSCILLATING; SIGMA-DELTA; SIGMA-DELTA MODULATION; SIGNAL BANDWIDTH; SINGLE FREQUENCY; SINGLE-BIT; THIRD ORDER; TIME DOMAIN; TIME ENCODING; TIME ENCODING QUANTIZER; WIDE BANDWIDTH;

CONTINUOUS TIME SYSTEMS; DIGITAL FILTERS; ELECTRIC FILTERS; ENCODING (SYMBOLS); INTEGRATED CIRCUITS; LOW PASS FILTERS; MODULATORS; MULTICARRIER MODULATION; PULSE WIDTH MODULATION; SIGNAL FILTERING AND PREDICTION; TIME VARYING SYSTEMS;

DELTA SIGMA MODULATION;

EID: 70350584976     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2027550     Document Type: Article

References (16)

1. G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, and E. Romani, "A 20-mW 640-MHz CMOS continuous-timeσδ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB," IEEE J. Solid-State Circuits, vol.41, no.12, pp. 2641-2649, Dec. 2006.
2. S. Paton, A. Di Giandomenico, L. Hernandez, A. Wiesbauer, T. Potscher, and M. Clara, "A 70-mW 300-MHz CMOS continuous-timeσδ ADC with 15-MHz bandwidth and 11 bits of resolution," IEEE J. Solid-State Circuits, vol.39, no.6, pp. 1056-1063, Jul. 2004.
3. K. Philips et al., "A continuous-timeσδ ADC with increased immunity to interferers," IEEE J. Solid-State Circuits, vol.39, no.12, pp. 2170-2178, Dec. 2004.
4. S. Ouzounov, E. Roza, J. A. Hegt, G. van der Weide, and A. H. M. van Roermund, "Analysis and design of high-performance asynchronous sigma-delta modulators with a binary quantizer," IEEE J. Solid-State Circuits, vol.41, no.3, pp. 588-596, Mar. 2006.
5. A. A. Lazar and L. T. Toth, "Perfect recovery and sensitivity analysis of time encoded bandlimited signals," IEEE Trans. Circuits Syst. I: Reg. Papers, vol.51, no.10, pp. 2060-2073, Oct. 2004.
6. S. Ouzounov, H. Hegt, and A. van Roermund, "Sigma-delta modulators operating at a limit cycle," IEEE Trans. Circuits Syst. II: Expr. Briefs, vol.53, no.5, p. 399, May 2006.
7. F. Colodro, A. Torralba, and M. Laguna, "Continuous-time sigma-delta modulator with an embedded pulsewidth modulation," IEEE Trans. Circuits Syst. I: Reg. Papers, vol.55, no.4, pp. 775-785, Apr. 2008.
8. M. Z. Straayer and M. H. Perrott, "A 12-Bit, 10-MHz bandwidth, continuous- timeσδ ADC with a 5-bit, 950-MS/s VCO-based quantizer," IEEE J. Solid-State Circuits, vol.43, no.4, pp. 805-814, Apr. 2008.
9. M. Hovin, A. Olsen, T. S. Lande, and C. Toumazou, "Delta-sigma modulators using frequency-modulated intermediate values," IEEE J. Solid-State Circuits, vol.32, no.1, pp. 13-112, Jan. 1997.
10. L. Hernandez and E. Prefasi, "Analog to digital conversion using noise shaping and time encoding," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.55, no.8, pp. 2026-2037, Aug. 2008.
11. L. Dorrer, F.Kuttner, P. Greco, P. Torta, and T. Hartig, "A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13- m CMOS," IEEE J. Solid-State Circuits, vol.40, no.12, pp. 2416-2427, Dec. 2005.
12. S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters, Theory, Design, and Simulation. New York: IEEE Press, 1997, pp. 256-257.
13. U. K. Vijay and A. Bharadwaj, "Continuous time sigma delta modulator employing a novel comparator architecture," in Proc. IEEE Conf. VLSI Design, 2007, pp. 919-924.
14. S. D. Kulchycki, R. Trofin, K. Vleugels, and B. A. Wooley, "A 77-dB dynamic range, 7.5-MHz hybrid continuous-time/discrete-time cascaded σδ modulator," IEEE J. Solid-State Circuits, vol.43, no.4, pp. 796-804, Apr. 2008.
15. T. Song, Z. Cao, and S. Yan, "A 2.7-mW 2-MHz continuous-time σδ modulator with a hybrid active-passive loop filter," IEEE J. Solid-State Circuits, vol.43, no.2, pp. 330-341, Feb. 2008.
16. L. J. Breems, R. Rutten, R. H. M. van Veldhoven, and G. van derWeide, "56 mW continuous-time quadrature cascaded ∑ δ modulator with 77 dB DR in a near zero-IF 20 MHZ band," IEEE J. Solid-State Circuits, ol.42, no.12, pp. 2696-2705, Dec. 2007.