A 2.7-mW 2-MHz continuous-time σΔ modulator with a hybrid active - Passive loop filter

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 2, 2008, Pages 330-341

  Song, Tongyu ^a,b   Cao, Zhiheng ^a,b   Yan, Shouli ^a,b  

^a IEEE

^b UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

Active passive loop filter; Analog to digital conversion (ADC); CMOS analog integrated circuits; Continuous time (CT) sigma delta modulator; Mixed analog digital integrated circuits; Oversampling A D converters; Sigma delta modulation

Indexed keywords

BANDWIDTH; DIGITAL TO ANALOG CONVERSION; ELECTRIC FILTERS; JITTER; MICROPROCESSOR CHIPS; MODULATORS;

ACTIVE INTEGRATORS; PASSIVE LOOP FILTER; PROTOTYPE CHIP;

LOOP ANTENNAS;

EID: 38849180960     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.914258     Document Type: Article

References (15)

1. S. R. Norsworthy, R. Schreier, and G. C Temes, Delta-Sigma Data Converters - Theory, Design, and Simulation. New York: Wiley-IEEE Press, 1996, ISBN 0-7803-1045-4.
2. E. J. van der Zwan, K. Philips, and C A. A. Bastiaansen, "A 10.7 MHz IF-to-baseband σΔ AJD conversion system for AM/FM radio receivers," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1810-1819, Dec. 2000.
3. R. H. M. van Veldhoven, "A triple-mode continuous-time σΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/ CDMA2000/UMTS receiver," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2069-2076, Dec. 2003.
4. S. Yan and E. Sánchez-Sinecio, "A continuous-time σΔ modulator with 88-dB dynamic range and 1.1 MHz signal bandwidth," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 75-86, Jan. 2004.
5. T. Song, Z. Cao, and S. Yan, "A 2.7 mW 2 MHz continuous-time SA modulator with a hybrid active-passive loop filter," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2006, pp. 49-52.
6. F. Chen and B. Leung, "A 0.25 mW low-pass passive sigma-delta modulator with build-in mixer for a 10-MHz IF input," IEEE J. Solid-State. Circuits, vol. 32, no. 6, pp. 774-782, Jun. 1997.
7. R. Schreier and B. Zhang, "Delta-sigma modulators employing continuous-time circuitry," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 43, no. 4, pp. 324-332, Apr. 1996.
8. A. Das et al., "A 4th-order 86 dB CT σΔ ADC with, two amplifiers in 90 nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2005, pp. 496-497.
9. G. Mitteregger et al., "A 14b 20 m W 640 MHz CMOS CT σΔ ADC with 20 MHz signal bandwidth, and 12b ENOB," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2006, pp. 131-140.
10. O. Shoaei and W. M. Snelgrove, "Design and implementation of a tunable 40 MHz-70 MHz Gm-C bandpass delta-sigma modulator," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 7, pp. 521-530, Jul. 1997.
11. R. Schreier, Delta-Sigma Toolbox. 2006.
12. J. A. Cherry and W. M. Snelgrove, "Excess loop delay in continuous-time delta-sigma modulators," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 4, pp. 376-389, Apr. 1999.
13. O. Oliaei, "Effect of feedback waveform in continuous-time sigmadelta modulators," IEE Electron. Lett., vol. 37, no. 14, pp. 878-879, Jul. 2001.
14. B. Xia, S. Yan, and E. Sánchez-Sinencio, "An RC time constant auto-tuning structure for high linearity continuous-time σΔ modulators and active filters," IEEE Trans. Circuits Syst. I, vol. 51, no. 11, pp. 2179-2188, Nov. 2004.
15. T.B. Cho and P.R. Gray,"A 10 b, 20 Msamples/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 166-172, Mar. 1995.