Continuous-time sigma-delta modulator with an embedded pulsewidth modulation

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 3, 2008, Pages 775-785

  Colodro, Francisco ^a   Torralba, Antonio ^a   Laguna, Marta ^a  

^a UNIVERSIDAD DE SEVILLA   (Spain)

Author keywords

Analog digital conversion; Continuous time (CT) sigma delta modulators (SDMs); Low power SDMs; Multibit (MB) SDMs; Oversampling data converters; Pulsewidth (PW) modulators

Indexed keywords

ANALOG TO DIGITAL CONVERSION; COMPARATOR CIRCUITS; DELTA SIGMA MODULATION; DIGITAL TO ANALOG CONVERSION; HYSTERESIS; PULSE WIDTH MODULATION;

FLASH QUANTIZER; OVERSAMPLING DATA CONVERTERS;

MODULATORS;

EID: 44349123422     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.919764     Document Type: Article

References (24)

1. S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds., Delta-Sigma Data Converters. New York: IEEE Press, 1997.
2. R. Schreier and B. Zhang, "Delta-sigma modulators employing continous-time circuitry," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 43, no. 4, pp. 324-332, Apr. 1996.
3. J. A. Cherry and W. M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion. Boston, MA: Kluwer Academic, 1999.
4. B. H. Leung and S. Sutarja, "Multibit S-D A/D converter incorporating a novel class of dynamic element matching techniques," IEEE Trans. Circuits Syst. II, Analog Digit. Circuits Syst., vol. 39, no. 1, pp. 35-51, Jan. 1992.
5. R. T. Baird and T. S. Fiez, "Improved Δ∑ DAC linearity using data weighted averagaing," in Proc. IEEE ISCAS, May 1995, vol. 1, pp. 13-16.
6. I. Galton, "Spectral shaping of circuit errors in digital-to-analog converters," IEEE Trans. Circuits Syst. II, Analog Digit. Circuits Syst., vol. 44, no. 10, pp. 808-817, Oct. 1997.
7. J. Holtz, "Pulsewidth modulation for electronic power conversion," Proc. IEEE, vol. 82, no. 9, pp. 1194-1214, Aug. 1994.
8. R. E. Hiorns and M. B. Sandler, "Power digital-to-analog conversion using pulsewidth modulation and digital signal processing," Proc. IEE G, vol. 140, no. 5, pp. 329-338, Oct. 1993.
9. J.-W. Lee, J.-S. Lee, G.-S. Lee, and S. Kim., "A 2W BTL single-chip class-D power amplifier with a very high efficiency for audio applications," in Proc. IEEE ISCAS, Geneve, Switzerland, May 2000, vol. 5, pp. 493-496.
10. E. Roza, "Analog-to-digital conversion via duty-cycle modulation," IEEE Trans. Circuits Syst. II. Analog Digit. Circuits Syst., vol. 44, no. 11, pp. 907-914, Nov. 1997.
11. E. Roza, "Poly-phase sigma-delta modulation," IEEE Trans. Circuits Syst. II, Analog Digit. Circuits Syst., vol. 44, no. 11, pp. 915-923, Nov. 1997.
12. F. Colodro, M. Laguna, C. Wulff, T. Ytterdal, and A. Torralba, "New approach for continuous-time sigma delta modulators," in Proc. 23rd NORCHIP Conf., Nov. 21-22, 2005, pp. 172-175.
13. S. Ouzounov, H. Hegt, and A. Roermund, "Sigma-delta modulators operating at a limit cycle," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 5, pp. 399-403, May 2006.
14. J. C. Candy, "Decimation for sigma delta modulafion," IEEE Trans. Commun., vol. COM-34, no. 1, pp. 72-76, Jan. 1986.
15. S. Chu, and C. Burrus, "Multirate filter designs using comb filters," IEEE Trans. Circuits Syst., vol. CAS-31, no. 11, pp. 913-924, Nov. 1984.
16. S. Yan and E. Sánchez-Sinencio, "A continuous-time SD modulator with 88-dB dynamic range and 1.1-MHz signal-bandwidth," IEEE J. Solid-State Circuits, vol. 39, no 1, pp. 75-86, Jan. 2004.
17. V. F. Dias, G. Palmisano, and F. Maloberti, "Noise, in mixed continuous-time switched-capacitor sigma-delta modulators," Proc. IEEE G, vol. 139, no. 6, pp. 680-684, Dec. 1992.
18. J. A. Charry and W. M. Snelgrove, "Clock jitter and quantizer metastability in continuous-time delta-sigma modulators," IEEE Trans. Circuits Syst. II, Analog Digit. Circuits Syst., vol. 46, no. 6, pp. 661-676, Jun. 1999.
19. L. Hernandez, A. Wiesbauer, S. Paton, and A. Di Giandomenico, "Modelling and optimization of low pass continuous-time sigma-delta modulators for clock jitter reduction," in Proc. IEEE ISCAS, May 2004, vol. 1, pp. 1072-1075.
20. C.-H. Lin, C. Shi, M. Ismail, and G. Moon, "A 5-MHz Nyquist rate continuous-time sigma-delta modulator for wideband wireless communication," in Proc. IEEE ISCAS, May-June 1999, vol. 2, pp. 368-371.
21. J. Arias, P. Kiss, V. Prodanov, V. Boccuzzi, M. Banu, D. Bisbal, J. S. Pablo, L. Quintanilla, and J. Barbolla, "A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers," IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 339-351, Feb. 2006.
22. E. van der Zwan, K. Philips, and C. Bastiaansen, "A 10.7-MHz IF-to-baseband SD A/D conversion system for AM/FM radio receivers," in IEEE ISSCC Dig. Tech. Papers, Feb. 2000, pp. 340-341.
23. J. F. Jensen, G. Raghavari, A. E. Cosand, and R. H. Walden, "A 3.2-GHz second-order delta-sigma modulator implemented in the InP HBT technology," IEEE J. Solid-State Circuits, vol. 30, no. 10, pp. 1119-1127, Oct. 1995.
24. J. A. Cherry and W. M. Snelgrove, "Excess loop delay in continuous-time delta-sigma modulators," IEEE Trans. Circuits Syst. II, Analog Digit. Circuits Syst., vol. 46, no. 4, pp. 310-389, Apr. 1999.