Sigma-Delta Modulators Operating at a Limit Cycle

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 5, 2006, Pages 399-403

  Ouzounov, Sotir ^a   Hegt, Hans ^a   van Roermund, Arthur ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Describing function (DF); limit cycles; sigma delta modulation

Indexed keywords

BANDWIDTH; COMPUTER SIMULATION; DIGITAL TO ANALOG CONVERSION; MODULATORS; WAVEFORM ANALYSIS;

CONVERSION BANDWIDTH; LIMIT CYCLES; LIMIT-CYCLE FREQUENCY; LOOP DELAYS; TERMS-DESCRIBING FUNCTION (DF);

DELTA SIGMA MODULATION;

EID: 33646881262     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.870212     Document Type: Article

References (15)

1. R. M. Gray, “Spectral analysis of quantization noise in a single loop-sigma-delta modulator with dc input,” IEEE Trans. Commun., vol. 37, no. 6, pp. 588–599, Jun. 1989.
2. B. C. Kuo, Analysis and Synthesis of Sampled-Data Control Systems. Englewood Cliffs, NJ: Prentice-Hall, 1963.
3. J. C. Gille, M. J. Pelegrin, and P. Decaulne, Feedback Control Systems, Analysis, Synthesis and Design. New York: McGraw-Hill, 1959.
4. D. P. Atherthon, Nonlinear Control Engineering. New York: VNR, 1982.
5. A. Gelb and W. V. Velde, Multiple-Input Describing Functions and Non-Linear System Design. New York: McGraw-Hill, 1968.
6. E. Roza, “Analog-to-digital conversion via duty-cycle modulation,” IEEE Trans. Circuit Syst. II, Anal. Digit. Signal Process., vol. 44, no. 11, pp. 907–914, Nov. 1997.
7. S. Ouzounov, E. Roza, H. Hegt, G. van der Weide, and A. van Roermund, “An 8 MHz, 72 dB SFDR asynchronous sigma-delta modulator with 1.5 mW power dissipation,” in Proc. 2004 Symp. VLSI Circuits, 2004, pp. 88–91.
8. S. Ouzounov, E. Roza, H. Hegt, G. van der Weide, and A. van Roermund, “Design of high-performance asynchronous sigma delta modulators with a binary quantizer with hysteresis,” in Proc. CICC 2004, 2004, pp. 181–184.
9. H. C. Torng and W. E. Meserve, “Determination of periodic modes in relay servomechanisms employing sampled data,” IRE Trans. Autom. Contr., pp. 425–440, Sep. 1961.
10. J. A. Cherry and W. M. Snelgrove, “Excess loop delay in continuous-time delta-sigma modulators,” IEEE Trans. Circuit Syst. II, Anal. Digit. Signal Process., vol. 46, no. 4, pp. 376–389, Apr. 1999.
11. R. Norsworthy, R. Schreier, and G. Temes, Delta-Sigma Data Converters; Theory, Design, and Simulation. New York: IEEE, 1997.
12. E. Roza, “Poly-phase sigma-delta modulation,” IEEE Trans. Circuit Syst. II, Anal. Digit. Signal Process., vol. 44, no. 11, pp. 915–923, Nov. 1997.
13. J. E. Iwersen, “Calculated quantizing noise of single-integration delta modulation coders,” Bell Syst. Tech. J., vol. 48, p. 2359, Sep. 1969.
14. T. Nagai, H. Satou, H. Yamazaki, and Y. Watanabe, “A 1.2 V 3.5 mW ΣΔ modulator with a passive current summing network and a variable gain function,” in Proc. ISSCC 2005, 2005, pp. 494–495.
15. L. Dorrer, F. Kuttner, P. Greco, and S. Derksen, “A 3 mW 74 dB SNR 2 MHz CT ΣΔ ADC with a tracking-ADC-quantizer in 0.13-μm CMOS,” in Proc. ISSCC 2005, 2005, pp. 492–493.